diff options
author | sara <sara.halter@gmx.ch> | 2021-10-25 17:25:06 +0200 |
---|---|---|
committer | sara <sara.halter@gmx.ch> | 2021-10-25 17:25:06 +0200 |
commit | 7ddb3c3789347c7ab32811329f80d82e35f5aae9 (patch) | |
tree | 5054307028a110970df4d0e39425aa458308ee02 /tests/Simulation Hardware/Sinus/Sinus_RX.grc | |
parent | Create TimeDependentComplexPlane tool for video (diff) | |
download | Fading-7ddb3c3789347c7ab32811329f80d82e35f5aae9.tar.gz Fading-7ddb3c3789347c7ab32811329f80d82e35f5aae9.zip |
Erste laufende Hardware Simulation AM
Diffstat (limited to '')
-rw-r--r-- | tests/Simulation Hardware/Sinus/AM_Hardware_Simulation.grc (renamed from tests/Simulation Hardware/Sinus/Sinus_RX.grc) | 462 |
1 files changed, 449 insertions, 13 deletions
diff --git a/tests/Simulation Hardware/Sinus/Sinus_RX.grc b/tests/Simulation Hardware/Sinus/AM_Hardware_Simulation.grc index f23824e..02261f0 100644 --- a/tests/Simulation Hardware/Sinus/Sinus_RX.grc +++ b/tests/Simulation Hardware/Sinus/AM_Hardware_Simulation.grc @@ -10,7 +10,7 @@ options: gen_linking: dynamic generate_options: qt_gui hier_block_src_path: '.:' - id: Sinus_RX + id: AM_Simulation max_nouts: '0' output_language: python placement: (0,0) @@ -21,7 +21,7 @@ options: run_options: prompt sizing_mode: fixed thread_safe_setters: '' - title: Sinus_TX + title: AM_Simulation window_size: '' states: bus_sink: false @@ -36,7 +36,7 @@ blocks: id: variable parameters: comment: '' - value: '32000' + value: 1E6 states: bus_sink: false bus_source: false @@ -44,6 +44,157 @@ blocks: coordinate: [184, 12] rotation: 0 state: enabled +- name: analog_am_demod_cf_0 + id: analog_am_demod_cf + parameters: + affinity: '' + alias: '' + audio_decim: '1' + audio_pass: '5000' + audio_stop: 55e6 + chan_rate: samp_rate + comment: '' + maxoutbuf: '0' + minoutbuf: '0' + states: + bus_sink: false + bus_source: false + bus_structure: null + coordinate: [1352, 260.0] + rotation: 0 + state: true +- name: analog_const_source_x_0 + id: analog_const_source_x + parameters: + affinity: '' + alias: '' + comment: '' + const: 700e-3 + maxoutbuf: '0' + minoutbuf: '0' + type: complex + states: + bus_sink: false + bus_source: false + bus_structure: null + coordinate: [128, 188.0] + rotation: 0 + state: true +- name: analog_const_source_x_0_0 + id: analog_const_source_x + parameters: + affinity: '' + alias: '' + comment: '' + const: '1' + maxoutbuf: '0' + minoutbuf: '0' + type: complex + states: + bus_sink: false + bus_source: false + bus_structure: null + coordinate: [120, 380.0] + rotation: 0 + state: true +- name: analog_sig_source_x_0 + id: analog_sig_source_x + parameters: + affinity: '' + alias: '' + amp: '1' + comment: '' + freq: '50' + maxoutbuf: '0' + minoutbuf: '0' + offset: '0' + phase: '0' + samp_rate: samp_rate + type: complex + waveform: analog.GR_SQR_WAVE + states: + bus_sink: false + bus_source: false + bus_structure: null + coordinate: [112, 244.0] + rotation: 0 + state: true +- name: analog_sig_source_x_0_0 + id: analog_sig_source_x + parameters: + affinity: '' + alias: '' + amp: '1' + comment: '' + freq: 5E3 + maxoutbuf: '0' + minoutbuf: '0' + offset: '0' + phase: '0' + samp_rate: samp_rate + type: complex + waveform: analog.GR_COS_WAVE + states: + bus_sink: false + bus_source: false + bus_structure: null + coordinate: [352, 444.0] + rotation: 0 + state: true +- name: blocks_add_xx_1 + id: blocks_add_xx + parameters: + affinity: '' + alias: '' + comment: '' + maxoutbuf: '0' + minoutbuf: '0' + num_inputs: '2' + type: complex + vlen: '1' + states: + bus_sink: false + bus_source: false + bus_structure: null + coordinate: [472, 272.0] + rotation: 0 + state: true +- name: blocks_multiply_xx_0_0 + id: blocks_multiply_xx + parameters: + affinity: '' + alias: '' + comment: '' + maxoutbuf: '0' + minoutbuf: '0' + num_inputs: '2' + type: complex + vlen: '1' + states: + bus_sink: false + bus_source: false + bus_structure: null + coordinate: [336, 256.0] + rotation: 0 + state: true +- name: blocks_multiply_xx_0_1 + id: blocks_multiply_xx + parameters: + affinity: '' + alias: '' + comment: '' + maxoutbuf: '0' + minoutbuf: '0' + num_inputs: '2' + type: complex + vlen: '1' + states: + bus_sink: false + bus_source: false + bus_structure: null + coordinate: [592, 288.0] + rotation: 0 + state: true - name: qtgui_time_sink_x_0 id: qtgui_time_sink_x parameters: @@ -76,7 +227,7 @@ blocks: entags: 'True' grid: 'False' gui_hint: '' - label1: Signal 1 + label1: Demod label10: Signal 10 label2: Signal 2 label3: Signal 3 @@ -118,7 +269,7 @@ blocks: tr_mode: qtgui.TRIG_MODE_FREE tr_slope: qtgui.TRIG_SLOPE_POS tr_tag: '""' - type: complex + type: float update_time: '0.10' width1: '1' width10: '1' @@ -138,7 +289,284 @@ blocks: bus_sink: false bus_source: false bus_structure: null - coordinate: [624, 212.0] + coordinate: [1584, 100.0] + rotation: 0 + state: true +- name: uhd_usrp_sink_0 + id: uhd_usrp_sink + parameters: + affinity: '' + alias: '' + ant0: TX/RX + ant1: TX/RX + ant10: TX/RX + ant11: TX/RX + ant12: TX/RX + ant13: TX/RX + ant14: TX/RX + ant15: TX/RX + ant16: TX/RX + ant17: TX/RX + ant18: TX/RX + ant19: TX/RX + ant2: TX/RX + ant20: TX/RX + ant21: TX/RX + ant22: TX/RX + ant23: TX/RX + ant24: TX/RX + ant25: TX/RX + ant26: TX/RX + ant27: TX/RX + ant28: TX/RX + ant29: TX/RX + ant3: TX/RX + ant30: TX/RX + ant31: TX/RX + ant4: TX/RX + ant5: TX/RX + ant6: TX/RX + ant7: TX/RX + ant8: TX/RX + ant9: TX/RX + bw0: 200e3 + bw1: '0' + bw10: '0' + bw11: '0' + bw12: '0' + bw13: '0' + bw14: '0' + bw15: '0' + bw16: '0' + bw17: '0' + bw18: '0' + bw19: '0' + bw2: '0' + bw20: '0' + bw21: '0' + bw22: '0' + bw23: '0' + bw24: '0' + bw25: '0' + bw26: '0' + bw27: '0' + bw28: '0' + bw29: '0' + bw3: '0' + bw30: '0' + bw31: '0' + bw4: '0' + bw5: '0' + bw6: '0' + bw7: '0' + bw8: '0' + bw9: '0' + center_freq0: 223e6 + center_freq1: '0' + center_freq10: '0' + center_freq11: '0' + center_freq12: '0' + center_freq13: '0' + center_freq14: '0' + center_freq15: '0' + center_freq16: '0' + center_freq17: '0' + center_freq18: '0' + center_freq19: '0' + center_freq2: '0' + center_freq20: '0' + center_freq21: '0' + center_freq22: '0' + center_freq23: '0' + center_freq24: '0' + center_freq25: '0' + center_freq26: '0' + center_freq27: '0' + center_freq28: '0' + center_freq29: '0' + center_freq3: '0' + center_freq30: '0' + center_freq31: '0' + center_freq4: '0' + center_freq5: '0' + center_freq6: '0' + center_freq7: '0' + center_freq8: '0' + center_freq9: '0' + clock_rate: 0e0 + clock_source0: external + clock_source1: '' + clock_source2: '' + clock_source3: '' + clock_source4: '' + clock_source5: '' + clock_source6: '' + clock_source7: '' + comment: '' + dev_addr: '"serial=309AF59 "' + dev_args: '""' + gain0: '1' + gain1: '0' + gain10: '0' + gain11: '0' + gain12: '0' + gain13: '0' + gain14: '0' + gain15: '0' + gain16: '0' + gain17: '0' + gain18: '0' + gain19: '0' + gain2: '0' + gain20: '0' + gain21: '0' + gain22: '0' + gain23: '0' + gain24: '0' + gain25: '0' + gain26: '0' + gain27: '0' + gain28: '0' + gain29: '0' + gain3: '0' + gain30: '0' + gain31: '0' + gain4: '0' + gain5: '0' + gain6: '0' + gain7: '0' + gain8: '0' + gain9: '0' + len_tag_name: '' + lo_export0: 'False' + lo_export1: 'False' + lo_export10: 'False' + lo_export11: 'False' + lo_export12: 'False' + lo_export13: 'False' + lo_export14: 'False' + lo_export15: 'False' + lo_export16: 'False' + lo_export17: 'False' + lo_export18: 'False' + lo_export19: 'False' + lo_export2: 'False' + lo_export20: 'False' + lo_export21: 'False' + lo_export22: 'False' + lo_export23: 'False' + lo_export24: 'False' + lo_export25: 'False' + lo_export26: 'False' + lo_export27: 'False' + lo_export28: 'False' + lo_export29: 'False' + lo_export3: 'False' + lo_export30: 'False' + lo_export31: 'False' + lo_export4: 'False' + lo_export5: 'False' + lo_export6: 'False' + lo_export7: 'False' + lo_export8: 'False' + lo_export9: 'False' + lo_source0: internal + lo_source1: internal + lo_source10: internal + lo_source11: internal + lo_source12: internal + lo_source13: internal + lo_source14: internal + lo_source15: internal + lo_source16: internal + lo_source17: internal + lo_source18: internal + lo_source19: internal + lo_source2: internal + lo_source20: internal + lo_source21: internal + lo_source22: internal + lo_source23: internal + lo_source24: internal + lo_source25: internal + lo_source26: internal + lo_source27: internal + lo_source28: internal + lo_source29: internal + lo_source3: internal + lo_source30: internal + lo_source31: internal + lo_source4: internal + lo_source5: internal + lo_source6: internal + lo_source7: internal + lo_source8: internal + lo_source9: internal + maxoutbuf: '0' + minoutbuf: '0' + nchan: '1' + norm_gain0: 'False' + norm_gain1: 'False' + norm_gain10: 'False' + norm_gain11: 'False' + norm_gain12: 'False' + norm_gain13: 'False' + norm_gain14: 'False' + norm_gain15: 'False' + norm_gain16: 'False' + norm_gain17: 'False' + norm_gain18: 'False' + norm_gain19: 'False' + norm_gain2: 'False' + norm_gain20: 'False' + norm_gain21: 'False' + norm_gain22: 'False' + norm_gain23: 'False' + norm_gain24: 'False' + norm_gain25: 'False' + norm_gain26: 'False' + norm_gain27: 'False' + norm_gain28: 'False' + norm_gain29: 'False' + norm_gain3: 'False' + norm_gain30: 'False' + norm_gain31: 'False' + norm_gain4: 'False' + norm_gain5: 'False' + norm_gain6: 'False' + norm_gain7: 'False' + norm_gain8: 'False' + norm_gain9: 'False' + num_mboards: '1' + otw: '' + samp_rate: 1e6 + sd_spec0: '' + sd_spec1: '' + sd_spec2: '' + sd_spec3: '' + sd_spec4: '' + sd_spec5: '' + sd_spec6: '' + sd_spec7: '' + show_lo_controls: 'False' + start_time: '-1.0' + stream_args: '' + stream_chans: '[]' + sync: sync + time_source0: '' + time_source1: '' + time_source2: '' + time_source3: '' + time_source4: '' + time_source5: '' + time_source6: '' + time_source7: '' + type: fc32 + states: + bus_sink: false + bus_source: false + bus_structure: null + coordinate: [776, 220.0] rotation: 0 state: true - name: uhd_usrp_source_1 @@ -146,7 +574,7 @@ blocks: parameters: affinity: '' alias: '' - ant0: TX/RX + ant0: RX2 ant1: RX2 ant10: RX2 ant11: RX2 @@ -243,7 +671,7 @@ blocks: center_freq8: '0' center_freq9: '0' clock_rate: 0e0 - clock_source0: '' + clock_source0: external clock_source1: '' clock_source2: '' clock_source3: '' @@ -284,7 +712,7 @@ blocks: dc_offs_enb7: '""' dc_offs_enb8: '""' dc_offs_enb9: '""' - dev_addr: '""' + dev_addr: '"serial=309AF6A"' dev_args: '""' gain0: '1' gain1: '0' @@ -451,7 +879,7 @@ blocks: norm_gain9: 'False' num_mboards: '1' otw: '' - rx_agc0: Default + rx_agc0: Disabled rx_agc1: Default rx_agc10: Default rx_agc11: Default @@ -483,7 +911,7 @@ blocks: rx_agc7: Default rx_agc8: Default rx_agc9: Default - samp_rate: samp_rate + samp_rate: 1e6 sd_spec0: '' sd_spec1: '' sd_spec2: '' @@ -510,12 +938,20 @@ blocks: bus_sink: false bus_source: false bus_structure: null - coordinate: [368, 172.0] + coordinate: [1104, 212.0] rotation: 0 state: true connections: -- [uhd_usrp_source_1, '0', qtgui_time_sink_x_0, '0'] +- [analog_am_demod_cf_0, '0', qtgui_time_sink_x_0, '0'] +- [analog_const_source_x_0, '0', blocks_multiply_xx_0_0, '0'] +- [analog_const_source_x_0_0, '0', blocks_add_xx_1, '1'] +- [analog_sig_source_x_0, '0', blocks_multiply_xx_0_0, '1'] +- [analog_sig_source_x_0_0, '0', blocks_multiply_xx_0_1, '1'] +- [blocks_add_xx_1, '0', blocks_multiply_xx_0_1, '0'] +- [blocks_multiply_xx_0_0, '0', blocks_add_xx_1, '0'] +- [blocks_multiply_xx_0_1, '0', uhd_usrp_sink_0, '0'] +- [uhd_usrp_source_1, '0', analog_am_demod_cf_0, '0'] metadata: file_format: 1 |