

- PLL bringup:
1. VCTCXO starts up
  2. FX3 brings up transceiver, sets CLKOUT to FPGA
  3. FX3 programs FPGA
  4. FPGA writes to PLL, initializes PLL
  5. PLL locks to external ref if avail.
  6. If no ref, PLL tristated via SPI


Assume 400Hz/Volt  
 4kHz loop bandwidth  
 10MHz compare frequency  
 5mA CP current  
 reduce C139 by the load cap of trace + tune  
 Eff. Kv is adjusted based on the resistor div  
 formed by R124 and the impedance  
 of Cat DAC when disabled (if R118 installed)


CONFIGURE PLL\_LOCK AS OPEN DRAIN!

LAYOUT:  
 R110 and C150 should be close to U101



**B200 Clock**

TITLE		
FILE: clock.sch	REVISION: 2	
PAGE 1 OF 8	DRAWN BY: nick, matt	


















debug connector




B200 debug and misc














B200 RF Interface		
TITLE		
FILE: rf.sch	REVISION: 2	
PAGE 8 OF 8	DRAWN BY: nick, matt	



Watch this supply for discontinuous operation. (<100mA)

Vout	Imin	Imax
3.7	0.2	0.7
1.8	0.6	1.5
1.2	0.25	3.5 (FPGA)
1.2	0.1	0.4 (FX3)

0.806V Vfb  
 RT: 2.5MHz @ 950mV, 110kHz @ 0V, 12uA bias  
 1.5MHz @ 44.2K  
 1.0MHz @ 23.0K  
 500kHz @ 13.0K  
 110kHz @ 0

Rdiv: Ch1 freq divider:  
 0 1  
 62k 2  
 100k 4  
 150k 8

ILIM: 4.8A @ 1.5V, 2A @ 0V, 12uA bias  
 CMP1 thresholds 720mV w/60mV hyster.

