DigDes: Digital Design

$Naoki\ Pross-{\tt naoki.pross@ost.ch}$

Spring Semester 2021

Contents

1	Development model			
2	Hardware			
3	VHSIC Hardware Description Language (VHDL)			
	3.1 Basic syntax and identifiers			
	3.2 Entities and Architectures			
	3.3 Electric types and Libraries			
	3.4 Declarations	2		
	3.5 Concurrent Area	3		
	3.5.1 Signal assignment and simple gates	3		
	3.5.2 Aggregates	3		
	3.5.3 Selective and conditional assignment	3		
	3.5.4 Components			
	3.5.5 Processes			
	3.6 Custom and arithmetic types			
4	State Machines	4		
	4.1 Encoding the state	4		
	4.2 Updating the state register (Z)			
	4.3 Updating the state (G)			
	4.4 Updating the output (F)			
5	Testing	5		
	5.1 Simulator	5		
	5.2 Transport delay			
	5.3 Generate stimuli			
	5.4 Assertions			

License

This work is licensed under a Creative Commons "Attribution-NonCommercial-ShareAlike 4.0 International" license.



Development model 1

2 Hardware

3 VHSIC Hardware Description 3.3 Electric types and Libraries Language (VHDL)

Basic syntax and identifiers

In VHDL an identifier is a case insensitive string composed of A-Z a-z 0-9 _ that


- is not a keyword,
- does not start with a number or _,
- does not have two or more _ in a row.

Expressions are terminated by a semicolon; Two dashes in a row cause the rest of the line to be interpreted as a comment.

```
1 expression; -- comment
```

Entities and Architectures

In VHDL the concept of *entity* describes a black box of which only inputs and outputs are known. The internals of an entity are described through an architecture. There can be multiple architectures for a single entity.



Entities are declared with port() that may contain a list of pins. Pins have a mode that can be in input (only LHS¹), out output (only RHS²), inout bidirectional or buffer that can stay both on LHS and RHS. The usage of the latter is discourareged in favour of an internal signal.

```
1 entity \langle name \rangle is
        port(
            \langle pin \rangle : \langle mode \rangle \langle type \rangle;
4
        );
5 end \langle name \rangle;
```

Architectures are normally named after the design $model, example are behavioral, structural, selective, 1 component <math>\langle entity \ name \rangle$ is etc.

```
1 architecture \langle name \rangle of \langle entity \rangle is
     -- declare used variables, signals and
          \hookrightarrow component types
```

```
-- concurrent area
5 end [name];
```

VHDL provides some types such as

- boolean true or false,
- bit 0 or 1,
- bit_vector one dimensional array of bits,
- integer 32-bit binary representation of a value.

From external libraries other types are available:

- std_logic advanced logic with 9 states,
- std_ulogic

The above are from the ieee.std_logic_1164 library, and can take the values described in the following table.

Value	Meaning	Usage
U	Uninitialized	In the simulator
X	Undefined	Simulator sees a bus conflict
0	Force to 0	Low state of outputs
1	Force to 1	High state of outputs
Z	High Impedance	Three state ports
W	Weak Unknown	Simulator sees weak a bus conflict
L	Weak Low	Open source outputs with pull-down resistor
Н	Weak High	Open drain output with pull-up resistor
	Don't care	Allow minimization

3.4 Declarations

Before a begin - end block, there is usually a list of declarations. A self evident examples are constants.

```
1 constant \langle name \rangle : \langle type \rangle := \langle value \rangle;
```

Next, signals and variables. Signals is are wires, they can only be connected and do not have an initial state. Variables can be assigned like in software, but can cause the synthesization of an unwanted D-Latch.

```
1 signal \langle name \rangle, [name, ...] : \langle type \rangle;
3 variable \langle name \rangle, [name], [...] : \langle type \rangle;
4 variable \langle name \rangle : \langle type \rangle := \langle expression \rangle;
```

For the hierarchical designs, when external entities are used, they must be declared as components. The port() expression must match the entity declaration.

```
port(
3
       [list of pins]
5 end component;
```

For entities with multiple architectures, it is possible to choose which architecture is used with the following expression.


¹Left hand side

 $^{^2}$ Right hand side

```
1 for \langle label \ or \ all \rangle: use entity \langle library \rangle.

\hookrightarrow \langle entity \rangle (\langle architecture \rangle);
```

3.5 Concurrent Area



In the architecture between begin and end, the expressions are *not* read sequentially, everything happens at the same time. Statements inside the concurrent area optionally have a label.

```
1 [label]: \langle concurrent \ statement \rangle;
```

In the concurrent area signals, components and processes can be used to create a logic.

3.5.1 Signal assignment and simple gates

Signals are assigned using <=.

```
1 [label]: \langle signal \rangle \leftarrow \langle expression \rangle;
```

Simple logic functions such as not, and, or, xor, etc. can be used.

```
1 y \le (a \text{ and } s) \text{ or } (b \text{ and } not(s));
```

3.5.2 Aggregates

For vector types it is possible to create a value out of multiple signals.

```
1 \langle vector \rangle <= (
2 \langle index \rangle => \langle source or value \rangle,
3 \langle index \rangle => \langle source or value \rangle,
4 [others] => \langle source or value \rangle
5 );

1 -- declaration
2 signal data : bit_vector(6 downto 0);
3 signal a, b : bit;
4 -- concurrent
5 data = (1 => a, 0 => b, others => '0')
```

3.5.3 Selective and conditional assignment

Higher level conditions can be written in two ways.

```
1 -- using when

2 [label]: y <= \langle source \rangle when \langle condition \rangle else

3 \langle source \rangle when \langle condition \rangle else

4 \langle source \rangle when \langle condition \rangle;
```

```
1 -- using with

2 [label]: with \langle signal \rangle select \langle dest \rangle <=

3 \langle source \rangle when \langle value \rangle,

4 \langle source \rangle when \langle value \rangle,

5 \langle source \rangle when others;
```

3.5.4 Components

External components that have been previously declared can be used with the port $map(\langle assignments \rangle)$ syntax. For example:

```
1 -- declaration
2 component flipflop is
    port(
4
      clk, set, reset : in std_ulogic,
5
      Q, Qn
                        : out std_ulogic
    );
6
7 end component flipflop;
8
9 signal clk_int, a, b : in std_ulogic;
10 signal y, z
                        : out std_ulogic;
1 -- concurrent
2 u1: flipflop
    port map(
      clk
             => clk_int,
             => a,
5
      set
6
      reset => b,
      Q
             => y,
8
      Qn
             => z
    );
```

3.5.5 Processes

For more sophisticated logic VHDL offers a way of writing sequential statements called *process*.

```
1 [label]: process ([sensitivity list])
2 -- declarations
3 begin
4 -- sequential statements
5 end process;
```

Processes have a *sensitivity list* that can be empty. When a signal in the sensitivity list changes state, the process is executed. With an empty sensitivity list, the process runs continuously. In the declaration, everything from §3.4 applies. For the sequential statements, the following applies:

- Neither selective (with) nor conditional (when) should be used. They are replaced with new sequential constructs (if and case).
- Signal assignments (with <=) change their value only at the end of the process.
- Variables on the other hand change as soon as they are assigned (with :=).

And for good practice:

- Before any if or case default values should be assigned.
- Any signal on the RHS should be in the sensitivity list.

 Processes with empty sensitivity lists should only be used for simulations.

The sequential replacements for with and when are in the listings below.

```
1 if \langle condition \rangle then
   -- sequential statements
3 elsif \langle \, condition \, \rangle then
   -- sequential statements
5 else
  -- sequential statements
7 end if;
1 case \langle expression \rangle is
    when \langle choice \rangle =>
       -- sequential statements
    when \langle choice \rangle =>
       -- sequential statements
    when others =>
6
       -- sequential statements
8 end case;
```

Processes can detect events of signals. Typically it is used for clocks.

```
1 process (clk)
2 begin
    -- rising edge
    if clk'event and clk = '1' then
      ... end if;
    if rising_edge(clk) then
6
7
      ... end if;
8
    -- falling edge
    if clk'event and clk = '0' then
10
      ... end if;
11
    if falling_edge(clk) then
13
      ... end if;
14 end process;
```

3.6 Custom and arithmetic types

It is possible to create custom types, usually to create state machines.

```
1 type \langle name \rangle is (\langle identifier \rangle, \langle identifier \rangle, ...);
```


4 State Machines


4.1 Encoding the state

For Mealey and Moore machines it is typical to write:

The encoding of the state is left to the synthesizer or can be configured in the graphical interface of the tool. If a custom encoding is required (Medwedjew), adding the following generates a custom encoding.

```
1 attribute enum_encoding : string;
2 attribute enum_encoding of state_type:
3 type is "0001 0010 0100 ...";
```





Or an equivalent approach is to use a vector subtype and constants.

4.2 Updating the state register (Z)

```
1 register_logic: process (clk, rst)
2 begin
3   -- asynchronous reset
4   if rst = '1' then
5     present_state <= st_rst;
6
7   -- clock
8   elsif rising_edge(clk) then
9     present_state <= next_state;
10   end if;
11 end process;</pre>
```

4.3 Updating the state (G)

```
1 next_state_logic:
2 process (present_state, [inputs])
```

```
-- default value
5
     next_state <= state_rst;</pre>
6
7
     case present_state is
8
        when st_rst =>
9
          -- reset state logic
10
          next_state <= \langle state \rangle;</pre>
11
        when st_a =>
12
          -- logic using inputs
13
14
          next_state <= \langle state \rangle;</pre>
15
16
        when others => null;
17
     end case;
18
19 end process;
```

4.4 Updating the output (F)

```
Mealey
```

```
1 output_logic:
 2 process (present_state, \langle inputs \rangle)
     -- logic with state and inputs
      \langle output \rangle \leftarrow \langle expression \rangle;
 6 end process;
Moore
 1 output_logic: process (present_state)
 2 begin
      case present_state is
 4
         when st_rst =>
 5
            \langle output \rangle \leftarrow \langle value \rangle;
 6
      end case;
 9 end process;
Medwedjew
 1 output_logic: \( output \) <= present_state;</pre>
```

5 Testing

To simulate a digial circuit it is possible to write test benches using VHDL. The code in this section may no longer be synthetisable, and is usually written by a *test designer*.

5.1 Simulator

VHDL simulates digital systems using delta cycles.

5.2 Transport delay

To model a time delay of a signal there are two ways:

```
1 y <= transport \( expression \) after \( time \);
2 y <= inertial \( expression \) after \( time \);</pre>
```

When transport is used, the output changes only exactly after the specified time, the simulator simply waits. With inertial, the output is also delayed, but

only if the input lasts more than the specified time. This means that for example with a time of 10 ns a pulse of 5 ns will be ignored. This is much more typical and realistic, thus when unspecified, after is interpreted as inertial ... after.

```
1 y <= \(\expression\)\) after \(\lambda\);
```

5.3 Generate stimuli

Simple stimuli (signals) are generated using processes. For example a clock signal done in three ways:

```
1 -- declaration
2 constant f : integer := 1000;
3 constant T : time := 1 sec/f;
4 signal clk0, clk1, clk2 : std_ulogic;
1 -- concurrent
2 clock0: process
3 begin
    clk <= '1'; wait for (T/2);
4
    clk <= '0'; wait for (T/2);</pre>
5
6 end process;
8 clock1: process
9 begin
10
   clk1 <= '1';
11
    loop
12
      wait for (T/2);
13
      clk1 <= not clk1;</pre>
    end loop;
14
15 end process;
16
17 -- lazy way
18 clock2: clk2 <= not clk2 after (T/2);</pre>
```

One time stimuli can be modelled using the following expression. Note that the time is absolute.

```
1 tb_sig <= '0',
2 '1' after 20 ns,
3 '0' after 30 ns, -- 10 ns later
4 \(\langle value \rangle \) after \(\langle time \rangle ;\)
```

Repeating sequences can be created using processes.

```
1 sequence: process
2 begin
3    tb_sig <= '0';
4    wait for 20 ns;
5    tb_sig <= '1';
6    wait for 10 ns;
7    ...
8 end process;</pre>
```

For loops are also available, and can be synthesised if they run over a finite range.

```
1 [label]: for \langle parameter \rangle in \langle range \rangle loop
2 -- sequentail statements
3 end loop [label];
A concrete example:
```

5.4 Assertions