# DigDes: Digital Design 

## Naoki Pross - naoki.pross@ost.ch

Spring Semester 2021

## Contents

1 Development model ..... 2
2 Hardware ..... 2
3 VHSIC Hardware Description Language (VHDL) ..... 2
3.1 Basic syntax and identifiers ..... 2
3.2 Entities and Architectures ..... 2
3.3 Electric types and Libraries ..... 2
3.4 Declarations ..... 2
3.5 Concurrent Area ..... 3
3.5.1 Signal assignment and simple gates ..... 3
3.5.2 Aggregates ..... 3
3.5.3 Selective and conditional assignment ..... 3
3.5.4 Components ..... 3
3.5.5 Processes ..... 3
3.6 Custom and arithmetic types ..... 4
4 State Machines ..... 4
4.1 Encoding the state ..... 4
4.2 Updating the state register (Z) ..... 4
4.3 Updating the state (G) ..... 4
4.4 Updating the output (F) ..... 5
5 Testing ..... 5
5.1 Simulator ..... 5
5.2 Transport delay ..... 5
5.3 Generate stimuli ..... 5
5.4 Assertions ..... 6

## License

This work is licensed under a Creative Commons "Attribution-NonCommercialShareAlike 4.0 International" license.

## 1 Development model

## 2 Hardware

## 3 VHSIC Hardware Description Language（VHDL）

## 3．1 Basic syntax and identifiers

In VHDL an identifier is a case insensitive string com－ posed of $\mathrm{A}-\mathrm{Z} \mathrm{a-z} \mathrm{0-9} \quad$ that
－is not a keyword，
－does not start with a number or＿，
－does not have two or more＿in a row．
Expressions are terminated by a semicolon ；Two dashes in a row cause the rest of the line to be in－ terpreted as a comment．

```
expression; -- comment
```


## 3．2 Entities and Architectures

In VHDL the concept of entity describes a black box of which only inputs and outputs are known．The inter－ nals of an entity are described through an architecture． There can be multiple architectures for a single entity．


Entities are declared with port（）that may contain a list of pins．Pins have a mode that can be in input （only LHS ${ }^{1}$ ），out output（only RHS ${ }^{2}$ ），inout bidirec－ tional or buffer that can stay both on LHS and RHS． The usage of the latter is discourareged in favour of an internal signal．

```
entity <name\rangle is
    port(
            \langlepin\rangle : \langlemode\rangle\langletype\rangle;
    );
end 〈name〉;
```

Architectures are normally named after the design model，example are behavioral，structural，selective， etc．

```
architecture 〈name\rangle of 〈entity\rangle is
    -- declare used variables, signals and
    \hookrightarrow ~ c o m p o n e n t ~ t y p e s
```

[^0]```
begin
-- concurrent area
end [name];
```


## 3．3 Electric types and Libraries

VHDL provides some types such as
－boolean true or false，
－bit 0 or 1 ，
－bit＿vector one dimensional array of bits，
－integer 32 －bit binary representation of a value．
From external libraries other types are available：
－std＿logic advanced logic with 9 states，
－std＿ulogic
The above are from the ieee．std＿logic＿1164 library， and can take the values described in the following table．

| Value | Meaning | Usage |
| :---: | :--- | :--- |
| U | Uninitialized | In the simulator |
| X | Undefined | Simulator sees a bus <br> conflict |
| 0 | Force to 0 | Low state of outputs |
| 1 | Force to 1 | High state of outputs |
| Z | High Impedance | Three state ports <br> W |
| Weak Unknown | Simulator sees weak a <br> bus conflict |  |
| L | Weak Low | Open source outputs <br> with pull－down resistor <br> Open drain output with |
| H | Weak High | pull－up resistor <br> Allow minimization |
| - | Don＇t care |  |

## 3．4 Declarations

Before a begin－end block，there is usually a list of declarations．A self evident examples are constants．

```
constant \langlename\rangle: <type\rangle:= \langlevalue\rangle;
```

Next，signals and variables．Signals is are wires， they can only be connected and do not have an initial state．Variables can be assigned like in software，but can cause the synthesization of an unwanted D－Latch．

```
signal 〈name\rangle, [name, ...] : 〈type\rangle;
variable \langlename\rangle, [name], [...] : 〈type\rangle;
variable \langlename\rangle:\langletype\rangle:= \langleexpression\rangle;
```

For the hierarchical designs，when external entities are used，they must be declared as components．The port（）expression must match the entity declaration．

```
    port (
        [list of pins]
    );
end component;
```

component 〈entity name〉 is

For entities with multiple architectures，it is possible to choose which architecture is used with the following expression．

```
1 for \langlelabel or all\rangle: use entity \langlelibrary\rangle.
    \hookrightarrow < entity\rangle(\langle architecture\rangle);
```


## 3．5 Concurrent Area



In the architecture between begin and end，the ex－ pressions are not read sequentially，everything happens at the same time．Statements inside the concurrent area optionally have a label．

```
1 [label]: \langleconcurrent statement\rangle;
```

In the concurrent area signals，components and pro－ cesses can be used to create a logic．

## 3．5．1 Signal assignment and simple gates

Signals are assigned using＜＝．

```
1 [label]: \langle signal\rangle <= <expression\rangle;
```

Simple logic functions such as not，and，or，xor，etc． can be used．

```
1 y <= (a and s) or (b and not(s));
```


## 3．5．2 Aggregates

For vector types it is possible to create a value out of multiple signals．

```
\vector> <= (
    \langleindex\rangle => < source or value\rangle,
    \langleindex\rangle => < source or value\rangle,
    [others] => 〈source or value\rangle
);
-- declaration
signal data : bit_vector(6 downto 0);
signal a, b : bit;
-- concurrent
data = (1 => a, 0 => b, others => '0')
```


## 3．5．3 Selective and conditional assignment

Higher level conditions can be written in two ways．

```
-- using when
[label]: y <= < source\rangle when 〈condition\rangle else
    <source\rangle when <condition\rangle else
    <source\rangle when 〈condition\rangle;
```

```
-- using with
[label]: with \langle signal\rangle select \langledest\rangle <=
        <source\rangle when <value\rangle,
        <source\rangle when 〈value\rangle,
    <source\rangle when others;
```


## 3．5．4 Components

External components that have been previously de－ clared can be used with the port map（ $\langle$ assignments $\rangle$ ） syntax．For example：

```
-- declaration
component flipflop is
    port(
        clk, set, reset : in std_ulogic,
        Q, Qn : out std_ulogic
    );
end component flipflop;
signal clk_int, a, b : in std_ulogic;
signal y, z : out std_ulogic;
-- concurrent
u1: flipflop
    port map(
        clk => clk_int,
        set => a,
        reset => b,
        Q => y,
        Qn => z
    );
```


## 3．5．5 Processes

For more sophisticated logic VHDL offers a way of writ－ ing sequential statements called process．

```
[label]: process ([sensitivity list])
-- declarations
begin
    -- sequential statements
end process;
```

Processes have a sensitivity list that can be empty． When a signal in the sensitivity list changes state，the process is executed．With an empty sensitivity list，the process runs continuously．In the declaration，every－ thing from $\S 3.4$ applies．For the sequential statements， the following applies：
－Neither selective（with）nor conditional（when） should be used．They are replaced with new se－ quential constructs（if and case）．
－Signal assignments（with＜＝）change their value only at the end of the process．
－Variables on the other hand change as soon as they are assigned（with ：＝）．

And for good practice：
－Before any if or case default values should be assigned．
－Any signal on the RHS should be in the sensitiv－ ity list．
－Processes with empty sensitivity lists should only be used for simulations．

The sequential replacements for with and when are in the listings below．

```
if 〈condition\rangle then
    -- sequential statements
elsif <condition\rangle then
    -- sequential statements
else
    -- sequential statements
end if;
case \langleexpression\rangle is
    when 〈choice\rangle =>
        -- sequential statements
    when <choice\rangle =>
        -- sequential statements
    when others =>
        -- sequential statements
end case;
```

Processes can detect events of signals．Typically it is used for clocks．

```
process (clk)
begin
    -- rising edge
    if clk'event and clk = '1' then
        .. end if
    if rising_edge(clk) then
        ... end if;
    -- falling edge
    if clk'event and clk = 'O' then
        ... end if;
    if falling_edge(clk) then
        ... end if;
end process;
```


## 3．6 Custom and arithmetic types

It is possible to create custom types，usually to create state machines．

1 type $\langle$ name $\rangle$ is（〈identifier $\rangle,\langle i d e n t i f i e r\rangle, \ldots)$ ；

## 4 State Machines

## 4．1 Encoding the state

For Mealey and Moore machines it is typical to write：

```
1 type state_type is (st_rst, st_a, st_b,
    st_c, ...);
2 signal present_state, next_state :
    \hookrightarrow state_type;
```

The encoding of the state is left to the synthesizer or can be configured in the graphical interface of the tool． If a custom encoding is required（Medwedjew），adding the following generates a custom encoding．

```
1 ~ a t t r i b u t e ~ e n u m \_ e n c o d i n g ~ : ~ s t r i n g ; ~
2 ~ a t t r i b u t e ~ e n u m \_ e n c o d i n g ~ o f ~ s t a t e \_ t y p e : ~
3 type is "0001 0010 0100 ...";
```



Moore


## Medwedjew



Or an equivalent approach is to use a vector subtype and constants．

```
subtype state_type is bit_vector(3 downto
    \hookrightarrow 0);
constant st_rst : state_type := "0001";
constant st_a : state_type := "0010";
constant st_b : state_type := "0100";
...
signal present_state, next_state :
    state_type;
```


## 4．2 Updating the state register（Z）

```
register_logic: process (clk, rst)
begin
    -- asynchronous reset
    if rst = '1' then
        present_state <= st_rst;
    -- clock
    elsif rising_edge(clk) then
        present_state <= next_state;
    end if;
end process;
```


## 4．3 Updating the state（G）

```
next_state_logic:
process (present_state, [inputs])
```

```
begin
    -- default value
    next_state <= state_rst;
    case present_state is
        when st_rst =>
            -- reset state logic
            next_state <= < state\rangle;
        when st_a =>
            -- logic using inputs
            next_state <= \langlestate\rangle;
        ...
        when others => null;
    end case;
end process;
```


### 4.4 Updating the output (F)

Mealey

```
output_logic:
process (present_state, \langleinputs\rangle)
begin
    -- logic with state and inputs
    \langleoutput\rangle <= < expression\rangle;
end process;
```


## Moore

```
output_logic: process (present_state)
begin
    case present_state is
        when st_rst =>
                <output\rangle}<=\langlevalue\rangle
            . . .
    end case;
end process;
```


## Medwedjew

```
output_logic: <output\rangle <= present_state;
```


## 5 Testing

To simulate a digial circuit it is possible to write test benches using VHDL. The code in this section may no longer be synthetisable, and is usually written by a test designer.

### 5.1 Simulator

VHDL simulates digital systems using delta cycles.

### 5.2 Transport delay

To model a time delay of a signal there are two ways:

```
1 y <= transport \langleexpression\rangle after \langletime\rangle;
2 y <= inertial \langleexpression\rangle after \langletime\rangle;
```

When transport is used, the output changes only exactly after the specified time, the simulator simply waits. With inertial, the output is also delayed, but
only if the input lasts more than the specified time. This means that for example with a time of 10 ns a pulse of 5 ns will be ignored. This is much more typical and realistic, thus when unspecified, after is interpreted as inertial ... after.

```
1 y <= \langleexpression\rangle after \langletime\rangle;
```


### 5.3 Generate stimuli

Simple stimuli (signals) are generated using processes. For example a clock signal done in three ways:

```
-- declaration
constant f : integer := 1000;
constant T : time := 1 sec/f;
signal clk0, clk1, clk2 : std_ulogic;
-- concurrent
clock0: process
begin
    clk <= '1'; wait for (T/2);
    clk <= 'O'; wait for (T/2);
end process;
clock1: process
begin
    clk1 <= '1';
    loop
            wait for (T/2);
            clk1 <= not clk1;
        end loop;
end process;
-- lazy way
clock2: clk2 <= not clk2 after (T/2);
```

One time stimuli can be modelled using the following expression. Note that the time is absolute.

```
tb_sig <= '0',
    '1' after 20 ns,
    '0' after 30 ns, -- 10 ns later
    <value\rangle after <time\rangle;
```

Repeating sequences can be created using processes.

```
sequence: process
begin
    tb_sig <= '0';
    wait for 20 ns;
    tb_sig <= '1';
    wait for 10 ns;
end process;
```

For loops are also available, and can be synthesised if they run over a finite range.

```
[label]: for 〈parameter\rangle in 〈range\rangle loop
-- sequentail statements
end loop [label];
```

A concrete example:

```
-- declaration
constant n : integer := 3;
signal a, b : std_ulogic_vector(n-1
    \hookrightarrow downto 0);
```

```
-- sequential
for i in O to 2**n -1 loop
    a <= std_ulogic_vector(
        to_unsigned(i, n));
    for k in 0 to 2**n - 1 loop
        b <= std_ulogic_vector(
        to_unsigned(k, n));
    end loop;
end loop;
```


### 5.4 Assertions


[^0]:    ${ }^{1}$ Left hand side
    ${ }^{2}$ Right hand side

