DigDes: Digital Design

 $Naoki\ Pross-{\tt naoki.pross@ost.ch}$

Spring Semester 2021

Contents

1	VHS	SIC Hardware Description Language (VHDL)	2	
	1.1	Basic syntax and identifiers	2	
	1.2	Entities and Architectures	2	
	1.3	Electric types and Libraries	2	
	1.4	Declarations	2	
	1.5	Concurrent Area	3	
		1.5.1 Signal assignment and simple gates	3	
		1.5.2 Aggregates		
		1.5.3 Selective and conditional assignment		
		1.5.4 Components	3	
		1.5.5 Processes	3	
	1.6	Custom and arithmetic types	4	
2	Stat	tate Machines		
	2.1	Encoding the state	4	
	2.2	2 Updating the state register (Z)		
2.3 Updating the state (G)		Updating the state (G)	4	
	2.4	2.4 Updating the output (F)		

License

This work is licensed under a Creative Commons "Attribution-NonCommercial-ShareAlike 4.0 International" license.



1 VHSIC Hardware Description 1.3 Electric types and Libraries Language (VHDL)

Basic syntax and identifiers 1.1

In VHDL an identifier is a case insensitive string composed of A-Z a-z 0-9 _ that


- is not a keyword,
- does not start with a number or _,
- does not have two or more _ in a row.

Expressions are terminated by a semicolon; Two dashes in a row cause the rest of the line to be interpreted as a comment.

1 expression; -- comment

1.2 **Entities and Architectures**

In VHDL the concept of *entity* describes a black box of which only inputs and outputs are known. The internals of an entity are described through an *architecture*. There can be multiple architectures for a single entity.



Entities are declared with port() that may contain a list of pins. Pins have a mode that can be in input (only LHS), out output (only RHS), inout bidirectional or **buffer** that can stay both on LHS and RHS. The usage of the latter is discourareged in favour of an internal signal.

```
1 entity \langle name \rangle is
2
        port(
            \langle pin \rangle : \langle mode \rangle \langle type \rangle;
3
4
        );
5 end \langle name \rangle;
```

Architectures are normally named after the design model, example are behavioral, structural, selective, 1 component $\langle entity name \rangle$ is etc.

```
1 architecture \langle \, name \, 
angle of \langle \, entity \, 
angle is
    -- declare used variables, signals and
          \hookrightarrow component types
3 begin
    -- concurrent area
4
5 end [name];
```

VHDL provides some types such as

- boolean true or false,
- bit 0 or 1,
- bit_vector one dimensional array of bits,
- integer 32-bit binary representation of a value.

From external libraries other types are available:

- std_logic advanced logic with 9 states,
- std_ulogic

The above are from the ieee.std_logic_1164 library, and can take the values described in the following table.

Value	Meaning	Usage
U	Uninitialized	In the simulator
Х	Undefined	Simulator sees a bus
		conflict
0	Force to 0	Low state of outputs
1	Force to 1	High state of outputs
Z	High Impedance	Three state ports
W	Weak Unknown	Simulator sees weak a
		bus conflict
L	Weak Low	Open source outputs
		with pull-down resistor
Н	Weak High	Open drain output with
		pull-up resistor
-	Don't care	Allow minimization

1.4 Declarations

Before a begin - end block, there is usually a list of declarations. A self evident examples are constants.

```
1 constant \langle name \rangle : \langle type \rangle := \langle value \rangle;
```

Next, signals and variables. Signals is are wires, they can only be connected and do not have an initial state. Variables can be assigned like in software, but can cause the synthesization of an unwanted D-Latch.

```
1 signal (name), [name, ...] : (type);
2
3 variable \langle name \rangle, [name], [...] : \langle type \rangle;
4 variable \langle name \rangle : \langle type \rangle := \langle expression \rangle;
```


For the hierarchical designs, when external entities are used, they must be declared as components. The port() expression must match the entity declaration.

2 port(3 [list of pins]); 4 5 end component;

For entities with multiple architectures, it is possible to choose which architecture is used with the following expression.

```
1 for \langle label or all \rangle: use entity \langle library \rangle.
             \hookrightarrow \langle entity \rangle (\langle architecture \rangle);
```

1.5 Concurrent Area



In the architecture between **begin** and **end**, the expressions are *not* read sequentially, everything happens at the same time. Statements inside the concurrent area optionally have a label.

1 [label]: $\langle concurrent \ statement \rangle$;

In the concurrent area signals, components and processes can be used to create a logic.

1.5.1 Signal assignment and simple gates

Signals are assigned using <=.

```
1 [label]: \langle signal \rangle \leq \langle expression \rangle;
```

Simple logic functions such as not, and, or, xor, etc. can be used.

1 y <= (a and s) or (b and not(s));</pre>

1.5.2 Aggregates

For vector types it is possible to create a value out of multiple signals.

```
1 {vector} <= (
2 {index} => {source or value},
3 {index} => {source or value},
4 [others] => {source or value}
5 );
1 -- declaration
2 signal data : bit_vector(6 downto 0);
3 signal a, b : bit;
4 -- concurrent
5 data = (1 => a, 0 => b, others => '0')
```

1.5.3 Selective and conditional assignment

Higher level conditions can be written in two ways.

```
1 -- using when
2 [label]: y <= (source) when (condition) else
3  (source) when (condition) else
4  (source) when (condition);
5
6 -- using with
7 [label]: with (signal) select (dest) <=
8  (source) when (value),
9  (source) when (value),
10  (source) when others;</pre>
```

1.5.4 Components

External components that have been previously declared, can be used with the port $map(\langle assignments \rangle)$ syntax. For example:

```
1 -- declaration
2 component flipflop is
3
    port(
4
       clk, set, reset : in std_ulogic,
5
       Q, Qn
                        : out std_ulogic
    );
6
  end component flipflop;
7
8
9 signal clk_int, a, b : in std_ulogic;
10 signal y, z
                         : out std_ulogic;
11
12 -- concurrent
13 u1: flipflop
14
    port map(
15
       clk
             => clk_int,
16
       set
             => a,
17
      reset => b,
18
       Q
             => y,
19
       Qn
             => z
    );
```

1.5.5 Processes

For more sophisticated logic, VHDL offers a way of writing sequential statements called *processes*.

```
1 [label]: process ([sensitivity list])
2 -- declarations
3 begin
4 -- sequential statements
5 end process;
```

Processes have a *sensitivity list* that can be empty. When a signal in the sensitivity list changes state, the process is executed. With an empty sensitivity list, the process runs continuously. In the declaration, everything from §1.4 applies. For the sequential statements, the following applies:

- Neither selective (with) nor conditional (when) should be used. They are replaced with new sequential constructs (if and case).
- Signal assignments (with <=) change their value only at the end of the process.
- Variables on the other hand change as soon as they are assigned (with :=).

And for good practice:

- Before any if or case default values should be assigned.
- Any signal on the RHS should be in the sensitivity list.
- Processes with empty sensitivity lists should only be used for simulations.

The sequential replacements for with and when are in the listings below.

```
1 if (condition) then
2 -- sequential statements
```

```
3 elsif \langle condition \rangle then
4 -- sequential statements
5 else
6 -- sequential statements
7 end if;
1 case \langle expression \rangle is
2
    when \langle choice \rangle \Rightarrow
       -- sequential statements
3
     when \langle choice \rangle \Rightarrow
4
5
       -- sequential statements
6
     when others =>
      -- sequential statements
7
8 end case;
```

Processes can detect events of signals. Typically it is used for clocks.

```
1 process (clk)
2 begin
3
    -- rising edge
    if clk'event and clk = '1' then
4
5
      ... end if;
6
    if rising_edge(clk) then
7
     ... end if;
8
9
    -- falling edge
10
    if clk'event and clk = '0' then
11
     ... end if;
12
    if falling_edge(clk) then
13
     ... end if;
14 end process;
```

1.6 Custom and arithmetic types

It is possible to create custom types, usually to create state machines.

```
1 type \langle name \rangle is (\langle identifier \rangle, \langle identifier \rangle, ...);
```

2 State Machines

There are 3 types of state machines.


2.1 Encoding the state

This is typical for Mealey and Moore machines.

The encoding of the state is left automatically to the synthesizer or configured in the graphic interface of the tool. If a custom encoding is required (Medwedjew), adding the following generates a custom encoding.

```
1 attribute enum_encoding : string;
2 attribute enum_encoding of state_type:
3 type is "0001 0010 0100 ...";
```

Or alternatively a completely different approach is using a vector type.



2.2 Updating the state register (Z)

```
1 register_logic: process (clk, rst)
2 begin
    -- asynchronous reset
3
    if rst = '1' then
4
5
      present_state <= st_rst;</pre>
6
7
    -- clock
8
    elsif rising_edge(clk) then
9
       present_state <= next_state;</pre>
10
    end if;
11 end process;
```

2.3 Updating the state (G)

```
1 next_state_logic:
2 process (present_state, [inputs])
3 begin
4 -- default value
```

```
next_state <= state_rst;</pre>
5
6
7
    case present_state is
8
    when st_rst =>
        -- reset state logic
9
        next_state <= \langle state \rangle;
10
11
     when st_a =>
12
13
         -- logic using inputs
14
         next_state <= ( state );</pre>
15
16
       . . .
     when others => null;
17
18 end case;
19 end process;
```

2.4 Updating the output (F)

Mealey

```
1 output_logic:
2 process (present_state, \langle inputs \rangle)
3 begin
4 -- logic with state and inputs
5 \langle output \rangle <= \langle expression \rangle;
6 end process;
```

Moore

Medwedjew

```
1 output_logic: ( output ) <= present_state;</pre>
```