summaryrefslogtreecommitdiffstats
path: root/hw-altium/MainBoard.PcbDoc (unfollow)
Commit message (Collapse)AuthorFilesLines
2018-10-30Move sw to sw-old and hw to hw-altium, add kicad filesNao Pross1-0/+0
2017-05-23board complete, generate gerber (x2) fileshardwareNao Pross1-0/+0
this is probably the last commit before printing the PCB, unless there are some other errors in the board design
2017-05-19finish wiring and add eurocard compliant standard holesNao Pross1-0/+0
since there wasn't enough space (I should have added the holes before beginning) there are only 4 holes instead of 6 (2 will be cut out since the space is unused).
2017-05-19wiring for 7 segment displays and traces for the remaining CPU signalsNao Pross1-0/+0
2017-05-18new traces for cpu signals and for high address to the MMU / addr decoderNao Pross1-0/+0
there are also many other minor changes to connect various wires
2017-05-18wiring for CTC (U8) to address bus and data busNao Pross1-0/+0
2017-05-18wiring for P4 and P5 (I/O ports) and circuits for CLKs and RSTNao Pross1-0/+0
2017-05-18wires from DB-9 and HDR5x2 connector to MAX214 (U7) and crystal for TL16C550Nao Pross1-0/+0
2017-05-09created new layout (starting over)Nao Pross1-0/+0
the old layout is still under hw/MainBoard1.PcbDoc
2017-05-05complete wiring for serial interface connector and logicNao Pross1-0/+0
other changes: - new layout, probably the board will have to be resized to a nonstandard size (currently 2EUROCARD) - new footprint HDR5x2_SOCKET for standard 5x2 flatcable connectors
2017-05-05add switches datasheets for footprintsNao Pross1-0/+0
2017-04-28start printed circuit board designNao Pross1-0/+0
wired: - clock circiuts - reset button set layout for: - CPU & memory - serial interface
2017-04-13scheme update and PCB startNao Pross1-0/+0
add missing capacitor and resistor values (serial XTAL) create new eurocard standard compliant PCB for the uPC and other minor fixes