summaryrefslogtreecommitdiffstats
path: root/hw/History/MainBoard.~(162).PcbDoc.Zip (follow)
Commit message (Collapse)AuthorAgeFilesLines
* wiring for P4 and P5 (I/O ports) and circuits for CLKs and RSTNao Pross2017-05-181-0/+0