summaryrefslogtreecommitdiffstats
path: root/hw/History/MainBoard.~(177).PcbDoc.Zip (unfollow)
Commit message (Collapse)AuthorFilesLines
2017-05-18wiring for CTC (U8) to address bus and data busNao Pross1-0/+0
2017-05-18wires from DB-9 and HDR5x2 connector to MAX214 (U7) and crystal for TL16C550Nao Pross1-0/+0
2017-05-05complete wiring for serial interface connector and logicNao Pross1-0/+0
other changes: - new layout, probably the board will have to be resized to a nonstandard size (currently 2EUROCARD) - new footprint HDR5x2_SOCKET for standard 5x2 flatcable connectors
2017-04-28start printed circuit board designNao Pross1-0/+0
wired: - clock circiuts - reset button set layout for: - CPU & memory - serial interface
2017-04-13scheme update and PCB startNao Pross1-0/+0
add missing capacitor and resistor values (serial XTAL) create new eurocard standard compliant PCB for the uPC and other minor fixes