summaryrefslogtreecommitdiffstats
path: root/hw/IODevices.SchDoc (unfollow)
Commit message (Collapse)AuthorFilesLines
2017-05-05complete wiring for serial interface connector and logicNao Pross1-0/+0
other changes: - new layout, probably the board will have to be resized to a nonstandard size (currently 2EUROCARD) - new footprint HDR5x2_SOCKET for standard 5x2 flatcable connectors
2017-04-28start printed circuit board designNao Pross1-0/+0
wired: - clock circiuts - reset button set layout for: - CPU & memory - serial interface
2017-04-13scheme update and PCB startNao Pross1-0/+0
add missing capacitor and resistor values (serial XTAL) create new eurocard standard compliant PCB for the uPC and other minor fixes
2017-04-04schematic completeNao Pross1-0/+0
hw: change address decoder chip from GAL16V8 to M4-32/32 (CPLD) change main bus connector with a custom one (intead of PC/104) start building footprint library
2017-03-23changed scheme layoutNao Pross1-0/+0
hw: changed scheme and annotated components doc: added build script for windows sw: added res/ folder with blaster and created jedec document for address decoder pld
2017-03-17hardware nearly finishedNao Pross1-0/+0
doc: added datasheets for - GAL16V8 - MAX214 - MAX232 added script to build doc under windows with miktex updated notes hw: finished i/o devices and bus viewer sw: created files for pld programming
2017-03-06hw: moved everything to one sheetNao Pross1-0/+0
generated by cgit v1.2.1 (git 2.18.0) at 2024-11-11 16:38:15 +0100