summaryrefslogtreecommitdiffstats
path: root/hw/MainBoard.PcbLib (unfollow)
Commit message (Collapse)AuthorFilesLines
2018-10-30Move sw to sw-old and hw to hw-altium, add kicad filesNao Pross1-0/+0
2017-05-23board complete, generate gerber (x2) fileshardwareNao Pross1-0/+0
this is probably the last commit before printing the PCB, unless there are some other errors in the board design
2017-05-19finish wiring and add eurocard compliant standard holesNao Pross1-0/+0
since there wasn't enough space (I should have added the holes before beginning) there are only 4 holes instead of 6 (2 will be cut out since the space is unused).
2017-05-05complete wiring for serial interface connector and logicNao Pross1-0/+0
other changes: - new layout, probably the board will have to be resized to a nonstandard size (currently 2EUROCARD) - new footprint HDR5x2_SOCKET for standard 5x2 flatcable connectors
2017-04-28start printed circuit board designNao Pross1-0/+0
wired: - clock circiuts - reset button set layout for: - CPU & memory - serial interface
2017-04-13scheme update and PCB startNao Pross1-0/+0
add missing capacitor and resistor values (serial XTAL) create new eurocard standard compliant PCB for the uPC and other minor fixes
2017-04-04schematic completeNao Pross1-0/+0
hw: change address decoder chip from GAL16V8 to M4-32/32 (CPLD) change main bus connector with a custom one (intead of PC/104) start building footprint library