summaryrefslogtreecommitdiffstats
path: root/hw/Project Logs for z80uPC (unfollow)
Commit message (Collapse)AuthorFilesLines
2017-05-19wiring for 7 segment displays and traces for the remaining CPU signalsNao Pross1-0/+50
2017-05-09created new layout (starting over)Nao Pross5-0/+895
the old layout is still under hw/MainBoard1.PcbDoc
2017-05-05complete wiring for serial interface connector and logicNao Pross2-0/+5
other changes: - new layout, probably the board will have to be resized to a nonstandard size (currently 2EUROCARD) - new footprint HDR5x2_SOCKET for standard 5x2 flatcable connectors
2017-04-28start printed circuit board designNao Pross20-0/+11326
wired: - clock circiuts - reset button set layout for: - CPU & memory - serial interface
2017-04-13scheme update and PCB startNao Pross2-0/+1647
add missing capacitor and resistor values (serial XTAL) create new eurocard standard compliant PCB for the uPC and other minor fixes
2017-04-04schematic completeNao Pross4-0/+71
hw: change address decoder chip from GAL16V8 to M4-32/32 (CPLD) change main bus connector with a custom one (intead of PC/104) start building footprint library
2017-03-23changed scheme layoutNao Pross3-0/+13
hw: changed scheme and annotated components doc: added build script for windows sw: added res/ folder with blaster and created jedec document for address decoder pld
2017-03-17hardware nearly finishedNao Pross2-0/+28
doc: added datasheets for - GAL16V8 - MAX214 - MAX232 added script to build doc under windows with miktex updated notes hw: finished i/o devices and bus viewer sw: created files for pld programming