summaryrefslogtreecommitdiffstats
path: root/hw/Project Outputs for z80uPC/z80uPC.pdf (follow)
Commit message (Collapse)AuthorAgeFilesLines
* finish wiring and add eurocard compliant standard holesNao Pross2017-05-191-0/+0
| | | | | | since there wasn't enough space (I should have added the holes before beginning) there are only 4 holes instead of 6 (2 will be cut out since the space is unused).
* start printed circuit board designNao Pross2017-04-281-0/+0
| | | | | | | | | wired: - clock circiuts - reset button set layout for: - CPU & memory - serial interface
* schematic completeNao Pross2017-04-041-0/+0
| | | | | | hw: change address decoder chip from GAL16V8 to M4-32/32 (CPLD) change main bus connector with a custom one (intead of PC/104) start building footprint library
* changed scheme layoutNao Pross2017-03-231-0/+0
hw: changed scheme and annotated components doc: added build script for windows sw: added res/ folder with blaster and created jedec document for address decoder pld