summaryrefslogtreecommitdiffstats
path: root/hw (follow)
Commit message (Collapse)AuthorAgeFilesLines
* start printed circuit board designNao Pross2017-04-28158-31/+11374
| | | | | | | | | wired: - clock circiuts - reset button set layout for: - CPU & memory - serial interface
* scheme update and PCB startNao Pross2017-04-1351-109/+1787
| | | | | | add missing capacitor and resistor values (serial XTAL) create new eurocard standard compliant PCB for the uPC and other minor fixes
* schematic completeNao Pross2017-04-04131-98/+214
| | | | | | hw: change address decoder chip from GAL16V8 to M4-32/32 (CPLD) change main bus connector with a custom one (intead of PC/104) start building footprint library
* added iospace address decoderNao Pross2017-03-3117-12/+12
|
* changed scheme layoutNao Pross2017-03-23119-13/+189
| | | | | | | | | hw: changed scheme and annotated components doc: added build script for windows sw: added res/ folder with blaster and created jedec document for address decoder pld
* hardware nearly finishedNao Pross2017-03-17339-125/+850
| | | | | | | | | | | | | doc: added datasheets for - GAL16V8 - MAX214 - MAX232 added script to build doc under windows with miktex updated notes hw: finished i/o devices and bus viewer sw: created files for pld programming
* hw: moved everything to one sheetNao Pross2017-03-06226-57/+662
|
* doc: added L7805ACV datasheet; hw: updated schemeNao Pross2017-03-056-13/+1275
|
* hw: created library project, doc: added 74LS193 datasheetNao Pross2017-02-2417-464/+5
|
* hw: created sch, doc: added uart datasheetNao Pross2017-02-245-3/+501
|
* hw: created z80acpu in sch libraryNao Pross2017-02-1412-0/+1005