| Commit message (Collapse) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | Update test to show diff | Nao Pross | 2018-11-29 | 2 | -3/+6 |
| | | |||||
| * | Add b32d for future decoder implementation, update test | Nao Pross | 2018-11-29 | 3 | -6/+67 |
| | | |||||
| * | Add padding to output | Nao Pross | 2018-11-29 | 1 | -6/+21 |
| | | |||||
| * | Update b32e to not use rdx | Nao Pross | 2018-11-29 | 1 | -3/+3 |
| | | |||||
| * | Correct write syscall argument | Nao Pross | 2018-11-29 | 1 | -1/+1 |
| | | |||||
| * | Swap bytes (endianness) | Nao Pross | 2018-11-28 | 1 | -4/+11 |
| | | | | | | | The problem with the code until now, was that x64 is little endian. Therefore when the input buffer is loaded into a register to perform a bit operation (i.e shift) the result was messed up. | ||||
| * | Add main loop to read more than 5 bytes | Nao Pross | 2018-11-28 | 1 | -0/+11 |
| | | |||||
| * | Use 4 spaces for indent, update comments, change input buffer shift direction | Nao Pross | 2018-11-28 | 1 | -43/+56 |
| | | |||||
| * | Set input buffer to be 8 bytes to fit in a register for shl | Nao Pross | 2018-11-27 | 1 | -2/+5 |
| | | |||||
| * | Add Intel IA32 x64 instruction set manual | Nao Pross | 2018-11-27 | 1 | -0/+0 |
| | | |||||
| * | Add gdb configuration and debug symbols | Nao Pross | 2018-11-27 | 2 | -1/+10 |
| | | |||||
| * | Add ret statements | Nao Pross | 2018-11-27 | 1 | -1/+5 |
| | | |||||
| * | Update makefile with check of b32e | Nao Pross | 2018-11-27 | 1 | -0/+10 |
| | | |||||
| * | Initial implementation of encoder | Nao Pross | 2018-11-27 | 3 | -0/+76 |
 |
index : base32asm | |
| RFC4648 base 32 encoder for Linux in x64 assembly | Linux User |
| summaryrefslogtreecommitdiffstats |