Start VHDL

1 files changed, 56 insertions, 0 deletions

diff --git a/DigDes.tex b/DigDes.tex
new file mode 100644
index 0000000..63d58aa
--- /dev/null
+++ b/DigDes.tex
@@ -0,0 +1,56 @@
+% !TeX program = xelatex
+% !TeX encoding = utf8
+% !TeX root = DigDes.tex
+
+%% TODO: publish to CTAN
+\documentclass[]{tex/hsrzf}
+
+%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
+% Packages
+
+%% TODO: publish to CTAN
+\usepackage{tex/hsrstud}
+
+%% Language configuration
+\usepackage{polyglossia}
+% \setdefaultlanguage[variant=swiss]{german}
+\setdefaultlanguage{english}
+
+%% License configuration
+\usepackage[
+    type={CC},
+    modifier={by-nc-sa},
+    version={4.0},
+    % lang={german},
+]{doclicense}
+
+%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
+% Metadata
+
+\course{Elektrotechnik}
+\module{DigDes}
+\semester{Spring Semester 2021}
+
+\authoremail{naoki.pross@ost.ch}
+\author{\textsl{Naoki Pross} -- \texttt{\theauthoremail}}
+
+\title{\texttt{\themodule}: Digital Design}
+\date{\thesemester}
+
+%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
+% Document
+
+\begin{document}
+
+\maketitle
+\tableofcontents
+
+\section{License}
+\doclicenseThis
+
+\newpage
+
+% \section{Realisierungsformen digitaler Schaltungen}
+\input{tex/vhdl}
+
+\end{document}