blob: 44d931572a9bf6ff31dd5cf46d8663f34623decf (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
|
/*
* File: uart.cpp
* Author: naopross
*
* Created on May 2, 2018, 7:05 PM
*/
#include "uart.hpp"
extern "C" {
#include <proc/p32mx470f512h.h>
#include <sys/attribs.h>
}
/* templated functions */
namespace uart
{
template<unsigned dev>
uint8_t peek<dev>(uint16_t offset)
{
if (offset >= rx_buffer[dev -1].size())
return 0;
else
return rx_buffer[dev -1].at(offset);
}
template<unsigned dev>
bool rx_buffer_empty<dev>()
{
return rx_buffer[0].empty();
}
template<unsigned dev>
bool tx_buffer_full<dev>()
{
return !tx_buffer[0].empty();
}
}
/* specialization for UART1 */
void __ISR(_UART_1_VECTOR, IPL1AUTO) usart_1_isr()
{
if (IFS1bits.U1RXIF) {
uart::rx_buffer[0].push_back(static_cast<uint8_t>(U1RXREG));
IFS1bits.U1RXIF = 0;
} else if (IFS1bits.U1TXIF) {
IFS1bits.U1TXIF = 0;
}
}
namespace uart
{
template<>
void initialize<1>()
{
// STSEL 1S;
// IREN disabled;
// PDSEL 8N;
// RTSMD disabled;
// RXINV disabled;
// SIDL disabled;
// WAKE disabled;
// ABAUD disabled;
// LPBACK disabled;
// BRGH enabled;
// UEN TX_RX;
// ON enabled;
U1MODE = 0x8008;
// UTXISEL TX_ONE_CHAR;
// UTXINV disabled;
// ADDR 0;
// URXEN disabled;
// OERR disabled;
// ADM_EN disabled;
// URXISEL RX_ONE_CHAR;
// UTXBRK disabled;
// UTXEN disabled;
// ADDEN disabled;
U1STA = 0x0;
// U1TXREG 0;
U1TXREG = 0x0;
// BaudRate = 9600;
// Frequency = 1000000 Hz;
// BRG 25;
U1BRG = 0x19;
IEC1bits.U1RXIE = 1;
U1STAbits.UTXEN = 1;
U1STAbits.URXEN = 1;
//Enabling UART
U1MODEbits.ON = 1;
}
template<>
uint8_t read<1>()
{
}
}
|
