summaryrefslogtreecommitdiffstats
path: root/src/dist/default/production/src.production.lst
diff options
context:
space:
mode:
Diffstat (limited to 'src/dist/default/production/src.production.lst')
-rw-r--r--src/dist/default/production/src.production.lst315
1 files changed, 315 insertions, 0 deletions
diff --git a/src/dist/default/production/src.production.lst b/src/dist/default/production/src.production.lst
new file mode 100644
index 0000000..01c9d84
--- /dev/null
+++ b/src/dist/default/production/src.production.lst
@@ -0,0 +1,315 @@
+
+
+Microchip Technology PIC18 LITE Macro Assembler V1.44 build -154322312
+ Mon Jan 08 09:28:26 2018
+
+Microchip Technology Omniscient Code Generator v1.44 (Free mode) build 201709140600
+ 1 processor 18F44K22
+ 2 fnconf rparam,??,?,0
+ 3 opt pw 120
+ 4 opt lm
+ 5 psect cinit,global,reloc=2,class=CODE,delta=1
+ 6 psect cstackCOMRAM,global,class=COMRAM,space=1,delta=1,noexec
+ 7 psect text0,global,reloc=2,class=CODE,delta=1
+ 8 psect text1,global,reloc=2,class=CODE,delta=1
+ 9 psect intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
+ 10 psect rparam,global,class=COMRAM,space=1,delta=1,noexec
+ 11 0000
+ 12 ; Version 1.44
+ 13 ; Generated 14/09/2017 GMT
+ 14 ;
+ 15 ; Copyright © 2017, Microchip Technology Inc. and its subsidiaries ("Microchip")
+ 16 ; All rights reserved.
+ 17 ;
+ 18 ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
+ + ip").
+ 19 ;
+ 20 ; Redistribution and use in source and binary forms, with or without modification, are
+ 21 ; permitted provided that the following conditions are met:
+ 22 ;
+ 23 ; 1. Redistributions of source code must retain the above copyright notice, this lis
+ + t of
+ 24 ; conditions and the following disclaimer.
+ 25 ;
+ 26 ; 2. Redistributions in binary form must reproduce the above copyright notice, this
+ + list
+ 27 ; of conditions and the following disclaimer in the documentation and/or other
+ 28 ; materials provided with the distribution.
+ 29 ;
+ 30 ; 3. Microchip's name may not be used to endorse or promote products derived from th
+ + is
+ 31 ; software without specific prior written permission.
+ 32 ;
+ 33 ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
+ 34 ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
+ + OR
+ 35 ; PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
+ + T,
+ 36 ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
+ 37 ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
+ 38 ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
+ + RICT
+ 39 ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
+ + SE OF
+ 40 ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+ 41 ;
+ 42 ;
+ 43 ; Code-generator required, PIC18F44K22 Definitions
+ 44 ;
+ 45 ; SFR Addresses
+ 46 0000 _RCREG set 4014
+ 47 0000 _TXREG set 4013
+ 48 0000 _BAUDCONbits set 4024
+ 49 0000 _SPBRG set 4015
+ 50 0000 _RCSTAbits set 4011
+ 51 0000 _TXSTAbits set 4012
+ 52 0000 _RCIF set 31989
+ 53 0000 _TXIF set 31988
+ 54 0000 _TRISC6 set 31910
+ 55 0000 _TRISC7 set 31911
+ 56
+ 57 ; #config settings
+ 58 0000
+ 59 psect cinit
+ 60 003FE2 __pcinit:
+ 61 opt stack 0
+ 62 003FE2 start_initialization:
+ 63 opt stack 0
+ 64 003FE2 __initialization:
+ 65 opt stack 0
+ 66 003FE2 end_of_initialization:
+ 67 opt stack 0
+ 68 003FE2 __end_of__initialization:
+ 69 opt stack 0
+ 70 003FE2 0100 movlb 0
+ 71 003FE4 EFEE F01F goto _main ;jump to C main() function
+ 72
+ 73 psect cstackCOMRAM
+ 74 000000 __pcstackCOMRAM:
+ 75 opt stack 0
+ 76 000000
+ 77 ; 1 bytes @ 0x0
+ 78 ;;
+ 79 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
+ 80 ;;
+ 81 ;; *************** function _main *****************
+ 82 ;; Defined at:
+ 83 ;; line 83 in file "main.c"
+ 84 ;; Parameters: Size Location Type
+ 85 ;; None
+ 86 ;; Auto vars: Size Location Type
+ 87 ;; None
+ 88 ;; Return value: Size Location Type
+ 89 ;; 1 wreg void
+ 90 ;; Registers used:
+ 91 ;; wreg, status,2, cstack
+ 92 ;; Tracked objects:
+ 93 ;; On entry : 0/0
+ 94 ;; On exit : 0/0
+ 95 ;; Unchanged: 0/0
+ 96 ;; Data sizes: COMRAM BANK0 BANK1 BANK2
+ 97 ;; Params: 0 0 0 0
+ 98 ;; Locals: 0 0 0 0
+ 99 ;; Temps: 0 0 0 0
+ 100 ;; Totals: 0 0 0 0
+ 101 ;;Total ram usage: 0 bytes
+ 102 ;; Hardware stack levels required when called: 1
+ 103 ;; This function calls:
+ 104 ;; _eusart_init
+ 105 ;; This function is called by:
+ 106 ;; Startup code after reset
+ 107 ;; This function uses a non-reentrant model
+ 108 ;;
+ 109
+ 110 psect text0
+ 111 003FDC __ptext0:
+ 112 opt stack 0
+ 113 003FDC _main:
+ 114 opt stack 30
+ 115
+ 116 ;main.c: 85: eusart_init();
+ 117
+ 118 ;incstack = 0
+ 119 003FDC ECF4 F01F call _eusart_init ;wreg free
+ 120 003FE0 l7:
+ 121 003FE0 D7FF goto l7
+ 122 003FE2 __end_of_main:
+ 123 opt stack 0
+ 124
+ 125 ;; *************** function _eusart_init *****************
+ 126 ;; Defined at:
+ 127 ;; line 4 in file "rs232.c"
+ 128 ;; Parameters: Size Location Type
+ 129 ;; None
+ 130 ;; Auto vars: Size Location Type
+ 131 ;; None
+ 132 ;; Return value: Size Location Type
+ 133 ;; 1 wreg void
+ 134 ;; Registers used:
+ 135 ;; wreg, status,2
+ 136 ;; Tracked objects:
+ 137 ;; On entry : 0/0
+ 138 ;; On exit : 0/0
+ 139 ;; Unchanged: 0/0
+ 140 ;; Data sizes: COMRAM BANK0 BANK1 BANK2
+ 141 ;; Params: 0 0 0 0
+ 142 ;; Locals: 0 0 0 0
+ 143 ;; Temps: 0 0 0 0
+ 144 ;; Totals: 0 0 0 0
+ 145 ;;Total ram usage: 0 bytes
+ 146 ;; Hardware stack levels used: 1
+ 147 ;; This function calls:
+ 148 ;; Nothing
+ 149 ;; This function is called by:
+ 150 ;; _main
+ 151 ;; This function uses a non-reentrant model
+ 152 ;;
+ 153
+ 154 psect text1
+ 155 003FE8 __ptext1:
+ 156 opt stack 0
+ 157 003FE8 _eusart_init:
+ 158 opt stack 30
+ 159
+ 160 ;rs232.c: 7: TXSTAbits.SYNC = 0;
+ 161
+ 162 ;incstack = 0
+ 163 003FE8 98AC bcf 4012,4,c ;volatile
+ 164
+ 165 ;rs232.c: 8: TXSTAbits.TX9 = 0;
+ 166 003FEA 9CAC bcf 4012,6,c ;volatile
+ 167
+ 168 ;rs232.c: 11: RCSTAbits.SPEN = 1;
+ 169 003FEC 8EAB bsf 4011,7,c ;volatile
+ 170
+ 171 ;rs232.c: 12: SPBRG = 129;
+ 172 003FEE 0E81 movlw 129
+ 173 003FF0 6EAF movwf 4015,c ;volatile
+ 174
+ 175 ;rs232.c: 13: TXSTAbits.BRGH = 1;
+ 176 003FF2 84AC bsf 4012,2,c ;volatile
+ 177
+ 178 ;rs232.c: 14: BAUDCONbits.BRG16 = 0;
+ 179 003FF4 96B8 bcf 4024,3,c ;volatile
+ 180
+ 181 ;rs232.c: 17: TRISC7 = 1;
+ 182 003FF6 8E94 bsf 3988,7,c ;volatile
+ 183
+ 184 ;rs232.c: 18: TRISC6 = 1;
+ 185 003FF8 8C94 bsf 3988,6,c ;volatile
+ 186
+ 187 ;rs232.c: 19: RCSTAbits.CREN = 1;
+ 188 003FFA 88AB bsf 4011,4,c ;volatile
+ 189
+ 190 ;rs232.c: 20: TXSTAbits.TXEN = 1;
+ 191 003FFC 8AAC bsf 4012,5,c ;volatile
+ 192 003FFE 0012 return ;funcret
+ 193 004000 __end_of_eusart_init:
+ 194 opt stack 0
+ 195 0000
+ 196 psect rparam
+
+
+Data Sizes:
+ Strings 0
+ Constant 0
+ Data 0
+ BSS 0
+ Persistent 0
+ Stack 0
+
+Auto Spaces:
+ Space Size Autos Used
+ COMRAM 95 0 0
+ BANK0 160 0 0
+ BANK1 256 0 0
+ BANK2 256 0 0
+
+Pointer List with Targets:
+
+ None.
+
+Critical Paths under _main in COMRAM
+
+ None.
+
+Critical Paths under _main in BANK0
+
+ None.
+
+Critical Paths under _main in BANK1
+
+ None.
+
+Critical Paths under _main in BANK2
+
+ None.
+
+Call Graph Tables:
+
+ ---------------------------------------------------------------------------------
+ (Depth) Function Calls Base Space Used Autos Params Refs
+ ---------------------------------------------------------------------------------
+ (0) _main 0 0 0 0
+ _eusart_init
+ ---------------------------------------------------------------------------------
+ (1) _eusart_init 0 0 0 0
+ ---------------------------------------------------------------------------------
+ Estimated maximum stack depth 1
+ ---------------------------------------------------------------------------------
+
+ Call Graph Graphs:
+
+ _main (ROOT)
+ _eusart_init
+
+ Address spaces:
+Name Size Autos Total Cost Usage
+BITCOMRAM 5F 0 0 0 0.0%
+EEDATA 100 0 0 0 0.0%
+NULL 0 0 0 0 0.0%
+CODE 0 0 0 0 0.0%
+COMRAM 5F 0 0 1 0.0%
+STACK 0 0 0 2 0.0%
+BITBANK0 A0 0 0 3 0.0%
+BANK0 A0 0 0 4 0.0%
+BANK1 100 0 0 5 0.0%
+BITBANK2 100 0 0 6 0.0%
+BANK2 100 0 0 7 0.0%
+ABS 0 0 0 8 0.0%
+BITBANK1 100 0 0 9 0.0%
+BIGRAM 2FF 0 0 10 0.0%
+DATA 0 0 0 11 0.0%
+BITSFR_1 0 0 0 200 0.0%
+SFR_1 0 0 0 200 0.0%
+BITSFR 0 0 0 200 0.0%
+SFR 0 0 0 200 0.0%
+
+
+Microchip Technology PIC18 Macro Assembler V1.44 build -154322312
+Symbol Table Mon Jan 08 09:28:26 2018
+
+ l7 3FE0 __CFG_CP0$OFF 000000 __CFG_CP1$OFF 000000
+ __CFG_LVP$ON 000000 __CFG_CPB$OFF 000000 __CFG_CPD$OFF 000000
+ _RCIF 007CF5 _TXIF 007CF4 _main 3FDC
+ __CFG_BORV$190 000000 start 0000 __CFG_IESO$OFF 000000
+ ___param_bank 000000 ?_main 0000 __CFG_WDTEN$ON 000000
+ _RCREG 000FAE _SPBRG 000FAF _TXREG 000FAD
+ __CFG_WRT0$OFF 000000 __CFG_WRT1$OFF 000000 __CFG_EBTR0$OFF 000000
+ __CFG_FCMEN$OFF 000000 __CFG_EBTR1$OFF 000000 __CFG_WRTB$OFF 000000
+ __CFG_WRTC$OFF 000000 __CFG_WRTD$OFF 000000 __CFG_EBTRB$OFF 000000
+ __CFG_MCLRE$EXTMCLR 000000 ?_eusart_init 0000 __CFG_HFOFST$ON 000000
+ __CFG_PBADEN$ON 000000 __initialization 3FE2 __end_of_main 3FE2
+ ??_main 0000 __activetblptr 000000 _TRISC6 007CA6
+ _TRISC7 007CA7 __CFG_XINST$OFF 000000 __CFG_STVREN$ON 000000
+ __accesstop 0060 __end_of__initialization 3FE2 ___rparam_used 000001
+ __pcstackCOMRAM 0000 __CFG_PLLCFG$OFF 000000 __size_of_eusart_init 0018
+ __CFG_CCP2MX$PORTC1 000000 __CFG_CCP3MX$PORTB5 000000 __CFG_PWRTEN$OFF 000000
+ __Hparam 0000 __Lparam 0000 __pcinit 3FE2
+ __ramtop 0300 __ptext0 3FDC __ptext1 3FE8
+ end_of_initialization 3FE2 _RCSTAbits 000FAB _TXSTAbits 000FAC
+ _BAUDCONbits 000FB8 start_initialization 3FE2 ??_eusart_init 0000
+ __CFG_PRICLKEN$ON 000000 __end_of_eusart_init 4000 __CFG_WDTPS$32768 000000
+ __Hrparam 0000 __Lrparam 0000 __CFG_BOREN$SBORDIS 000000
+ __CFG_P2BMX$PORTD2 000000 _eusart_init 3FE8 __size_of_main 0006
+ __CFG_T3CMX$PORTC0 000000 __CFG_FOSC$ECHPIO6 000000