diff options
| author | Nao Pross <naopross@thearcway.org> | 2017-11-14 11:45:17 +0100 |
|---|---|---|
| committer | Nao Pross <naopross@thearcway.org> | 2017-11-14 11:45:17 +0100 |
| commit | 4d02ee15563a1568c960e967eebce73fd463f5fc (patch) | |
| tree | f9e5014896a3e7360d45b9db70a48883886dd6dc /doc/report/res/mmu_ram_map.fig.bak | |
| parent | Merge branch 'naopross' of github.com:NaoPross/z80uPC into naopross (diff) | |
| download | z80uPC-4d02ee15563a1568c960e967eebce73fd463f5fc.tar.gz z80uPC-4d02ee15563a1568c960e967eebce73fd463f5fc.zip | |
Update doc, remove z80uPC.tex, improved z80uPC_nostyle
it was useless to have 2 copies of the same thing,
soon z80uPC_nostyle will be renamed to z80uPC
Diffstat (limited to 'doc/report/res/mmu_ram_map.fig.bak')
| -rw-r--r-- | doc/report/res/mmu_ram_map.fig.bak | 57 |
1 files changed, 57 insertions, 0 deletions
diff --git a/doc/report/res/mmu_ram_map.fig.bak b/doc/report/res/mmu_ram_map.fig.bak new file mode 100644 index 0000000..f62f655 --- /dev/null +++ b/doc/report/res/mmu_ram_map.fig.bak @@ -0,0 +1,57 @@ +#FIG 3.2 Produced by xfig version 3.2.6a +Portrait +Center +Metric +A4 +100.00 +Single +-2 +1200 2 +5 1 0 1 0 7 50 -1 -1 0.000 0 0 0 1 8347.500 3730.500 9450 4275 8505 4950 8190 4950 + 1 0 1.00 60.00 120.00 +6 6345 3645 8010 4455 +4 0 0 50 -1 0 55 0.0000 0 795 435 6345 4275 }\001 +4 0 0 50 -1 0 16 0.0000 0 240 1200 6795 4140 Program A\001 +-6 +6 6345 4590 8055 5400 +4 0 0 50 -1 0 55 0.0000 0 795 435 6345 5220 }\001 +4 0 0 50 -1 0 16 0.0000 0 240 1185 6840 5040 Program B\001 +-6 +6 6525 2250 8010 2835 +2 2 0 2 0 7 50 -1 44 0.000 0 0 -1 0 0 5 + 6570 2295 6795 2295 6795 2520 6570 2520 6570 2295 +4 0 0 50 -1 0 16 0.0000 0 180 735 6975 2520 Kernel\001 +4 0 0 50 -1 0 16 0.0000 0 180 1005 6975 2835 Reserved\001 +-6 +2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 2 + 4500 4950 6300 4950 +2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 2 + 6300 4500 4500 4500 +2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 2 + 4500 4050 6300 4050 +2 2 0 1 0 7 50 -1 44 0.000 0 0 7 0 0 5 + 4500 2250 6300 2250 6300 3600 4500 3600 4500 2250 +2 2 0 1 0 7 50 -1 44 0.000 0 0 -1 0 0 5 + 4500 5400 6300 5400 6300 5850 4500 5850 4500 5400 +2 2 0 2 0 7 50 -1 -1 0.000 0 0 7 0 0 5 + 4500 2250 6300 2250 6300 5850 4500 5850 4500 2250 +2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 2 + 8550 2700 10350 2700 +2 2 0 2 0 7 50 -1 -1 0.000 0 0 7 0 0 5 + 8550 4050 10350 4050 10350 2250 8550 2250 8550 4050 +2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 2 + 8550 3600 10350 3600 +2 1 0 1 0 7 50 -1 -1 0.000 0 0 7 0 0 2 + 8550 3150 10350 3150 +4 0 0 50 -1 0 18 0.0000 0 195 690 4500 2025 RAM\001 +4 0 0 50 -1 5 12 0.0000 0 120 720 3600 3600 0xB000\001 +4 0 0 50 -1 5 12 0.0000 0 120 720 3600 2250 0x8000\001 +4 0 0 50 -1 5 12 0.0000 0 120 720 3600 4500 0xE000\001 +4 0 0 50 -1 5 12 0.0000 0 120 720 3600 5850 0xFFFF\001 +4 0 0 50 -1 0 20 0.0000 0 300 1125 8505 2025 Program\001 +4 1 0 50 -1 5 14 0.0000 0 180 1500 9450 2565 DATA / BSS\001 +4 1 0 50 -1 5 14 0.0000 0 135 750 9450 3870 STACK\001 +4 0 0 50 -1 5 12 0.0000 0 120 720 10575 2250 0x0000\001 +4 0 0 50 -1 5 12 0.0000 0 120 720 10575 4050 0x2000\001 +4 1 0 50 -1 5 14 0.0000 0 135 600 9450 3015 HEAP\001 +4 1 0 50 -1 5 14 0.0000 0 135 600 9450 3465 TEXT\001 |