summaryrefslogtreecommitdiffstats
path: root/hw/Project Logs for z80uPC/MainBoard PCB ECO 19.05.2017 15-15-57.LOG
diff options
context:
space:
mode:
authorNao Pross <naopross@thearcway.org>2017-05-19 16:14:00 +0200
committerNao Pross <naopross@thearcway.org>2017-05-19 16:14:00 +0200
commitf2418d7f5a9734590c4e0d3392886423b2e818a9 (patch)
tree8b1c928cee9f975b81b77135174610161e0120ab /hw/Project Logs for z80uPC/MainBoard PCB ECO 19.05.2017 15-15-57.LOG
parentwiring for 7 segment displays and traces for the remaining CPU signals (diff)
downloadz80uPC-f2418d7f5a9734590c4e0d3392886423b2e818a9.tar.gz
z80uPC-f2418d7f5a9734590c4e0d3392886423b2e818a9.zip
finish wiring and add eurocard compliant standard holes
since there wasn't enough space (I should have added the holes before beginning) there are only 4 holes instead of 6 (2 will be cut out since the space is unused).
Diffstat (limited to '')
-rw-r--r--hw/Project Logs for z80uPC/MainBoard PCB ECO 19.05.2017 15-15-57.LOG4
1 files changed, 4 insertions, 0 deletions
diff --git a/hw/Project Logs for z80uPC/MainBoard PCB ECO 19.05.2017 15-15-57.LOG b/hw/Project Logs for z80uPC/MainBoard PCB ECO 19.05.2017 15-15-57.LOG
new file mode 100644
index 0000000..1b7135b
--- /dev/null
+++ b/hw/Project Logs for z80uPC/MainBoard PCB ECO 19.05.2017 15-15-57.LOG
@@ -0,0 +1,4 @@
+Added Component: Designator=C24(RB7.6-15)
+Added Pin To Net: NetName=NetC11_2 Pin=C24-1
+Added Pin To Net: NetName=DB9-5 Pin=C24-2
+Added Member To Class: ClassName=Peripherals Member=Component C24 Cap Pol1