summaryrefslogtreecommitdiffstats
path: root/hw/History/MainBoard.~(164).PcbDoc.Zip (unfollow)
Commit message (Expand)AuthorFilesLines
2017-05-18wiring for P4 and P5 (I/O ports) and circuits for CLKs and RSTNao Pross1-0/+0
2017-05-09created new layout (starting over)Nao Pross1-0/+0
2017-05-05complete wiring for serial interface connector and logicNao Pross1-0/+0
2017-04-28start printed circuit board designNao Pross1-0/+0
2017-04-13scheme update and PCB startNao Pross1-0/+0