summaryrefslogtreecommitdiffstats
path: root/hw/MainBoard.PcbDoc (unfollow)
Commit message (Expand)AuthorFilesLines
2017-05-19finish wiring and add eurocard compliant standard holesNao Pross1-0/+0
2017-05-19wiring for 7 segment displays and traces for the remaining CPU signalsNao Pross1-0/+0
2017-05-18new traces for cpu signals and for high address to the MMU / addr decoderNao Pross1-0/+0
2017-05-18wiring for CTC (U8) to address bus and data busNao Pross1-0/+0
2017-05-18wiring for P4 and P5 (I/O ports) and circuits for CLKs and RSTNao Pross1-0/+0
2017-05-18wires from DB-9 and HDR5x2 connector to MAX214 (U7) and crystal for TL16C550Nao Pross1-0/+0
2017-05-09created new layout (starting over)Nao Pross1-0/+0
2017-05-05complete wiring for serial interface connector and logicNao Pross1-0/+0
2017-05-05add switches datasheets for footprintsNao Pross1-0/+0
2017-04-28start printed circuit board designNao Pross1-0/+0
2017-04-13scheme update and PCB startNao Pross1-0/+0