summaryrefslogtreecommitdiffstats
path: root/hw/__Previews/MainSheet.SchDocPreview (follow)
Commit message (Expand)AuthorAgeFilesLines
* finish wiring and add eurocard compliant standard holesNao Pross2017-05-191-3/+3
* wiring for P4 and P5 (I/O ports) and circuits for CLKs and RSTNao Pross2017-05-181-3/+3
* created new layout (starting over)Nao Pross2017-05-091-3/+3
* complete wiring for serial interface connector and logicNao Pross2017-05-051-3/+3
* add switches datasheets for footprintsNao Pross2017-05-051-3/+3
* start printed circuit board designNao Pross2017-04-281-3/+3
* scheme update and PCB startNao Pross2017-04-131-3/+3
* schematic completeNao Pross2017-04-041-3/+3
* added iospace address decoderNao Pross2017-03-311-3/+3
* changed scheme layoutNao Pross2017-03-231-3/+3
* hardware nearly finishedNao Pross2017-03-171-9/+9
* hw: moved everything to one sheetNao Pross2017-03-061-9/+9
* doc: added L7805ACV datasheet; hw: updated schemeNao Pross2017-03-051-3/+3
* hw: created library project, doc: added 74LS193 datasheetNao Pross2017-02-241-3/+3
* hw: created sch, doc: added uart datasheetNao Pross2017-02-241-0/+14
generated by cgit v1.2.1 (git 2.18.0) at 2024-12-23 05:36:41 +0100