summaryrefslogtreecommitdiffstats
path: root/hw/__Previews (follow)
Commit message (Collapse)AuthorAgeFilesLines
* start printed circuit board designNao Pross2017-04-285-24/+24
| | | | | | | | | wired: - clock circiuts - reset button set layout for: - CPU & memory - serial interface
* scheme update and PCB startNao Pross2017-04-135-12/+26
| | | | | | add missing capacitor and resistor values (serial XTAL) create new eurocard standard compliant PCB for the uPC and other minor fixes
* schematic completeNao Pross2017-04-046-12/+40
| | | | | | hw: change address decoder chip from GAL16V8 to M4-32/32 (CPLD) change main bus connector with a custom one (intead of PC/104) start building footprint library
* added iospace address decoderNao Pross2017-03-314-12/+12
|
* changed scheme layoutNao Pross2017-03-234-12/+12
| | | | | | | | | hw: changed scheme and annotated components doc: added build script for windows sw: added res/ folder with blaster and created jedec document for address decoder pld
* hardware nearly finishedNao Pross2017-03-175-12/+54
| | | | | | | | | | | | | doc: added datasheets for - GAL16V8 - MAX214 - MAX232 added script to build doc under windows with miktex updated notes hw: finished i/o devices and bus viewer sw: created files for pld programming
* hw: moved everything to one sheetNao Pross2017-03-062-9/+23
|
* doc: added L7805ACV datasheet; hw: updated schemeNao Pross2017-03-051-3/+3
|
* hw: created library project, doc: added 74LS193 datasheetNao Pross2017-02-241-3/+3
|
* hw: created sch, doc: added uart datasheetNao Pross2017-02-241-0/+14
generated by cgit v1.2.1 (git 2.18.0) at 2024-06-28 21:24:09 +0200