summaryrefslogtreecommitdiffstats
path: root/hw/z80uPC.PcbLib (follow)
Commit message (Collapse)AuthorAgeFilesLines
* complete wiring for serial interface connector and logicNao Pross2017-05-051-0/+0
| | | | | | | other changes: - new layout, probably the board will have to be resized to a nonstandard size (currently 2EUROCARD) - new footprint HDR5x2_SOCKET for standard 5x2 flatcable connectors
* start printed circuit board designNao Pross2017-04-281-0/+0
| | | | | | | | | wired: - clock circiuts - reset button set layout for: - CPU & memory - serial interface
* scheme update and PCB startNao Pross2017-04-131-0/+0
| | | | | | add missing capacitor and resistor values (serial XTAL) create new eurocard standard compliant PCB for the uPC and other minor fixes
* schematic completeNao Pross2017-04-041-0/+0
hw: change address decoder chip from GAL16V8 to M4-32/32 (CPLD) change main bus connector with a custom one (intead of PC/104) start building footprint library