summaryrefslogtreecommitdiffstats
path: root/hw/z80uPC.SCHLIB (follow)
Commit message (Collapse)AuthorAgeFilesLines
* complete wiring for serial interface connector and logicNao Pross2017-05-051-0/+0
| | | | | | | other changes: - new layout, probably the board will have to be resized to a nonstandard size (currently 2EUROCARD) - new footprint HDR5x2_SOCKET for standard 5x2 flatcable connectors
* start printed circuit board designNao Pross2017-04-281-0/+0
| | | | | | | | | wired: - clock circiuts - reset button set layout for: - CPU & memory - serial interface
* schematic completeNao Pross2017-04-041-0/+0
| | | | | | hw: change address decoder chip from GAL16V8 to M4-32/32 (CPLD) change main bus connector with a custom one (intead of PC/104) start building footprint library
* hardware nearly finishedNao Pross2017-03-171-0/+0
| | | | | | | | | | | | | doc: added datasheets for - GAL16V8 - MAX214 - MAX232 added script to build doc under windows with miktex updated notes hw: finished i/o devices and bus viewer sw: created files for pld programming
* hw: moved everything to one sheetNao Pross2017-03-061-0/+0
|
* doc: added L7805ACV datasheet; hw: updated schemeNao Pross2017-03-051-0/+0
|
* hw: created library project, doc: added 74LS193 datasheetNao Pross2017-02-241-0/+0
generated by cgit v1.2.1 (git 2.18.0) at 2024-07-01 11:24:07 +0200