1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
|
MODULE ADDRESS_DECODER
" TOOL: vhdl2tf
" DATE: 11/23/17 11:54:50
" TITLE: Lattice Semiconductor Corporation
" MODULE: ADDRESS_DECODER
" DESIGN: ADDRESS_DECODER
" FILENAME: ADDRESS_DECODER.abt
" PROJECT: address_decoder
" VERSION: 1.0
" NOTE: DO NOT EDIT THIS FILE DIRECTLY.
" This file is auto generated by ispDesignEXPERT System.
" It can be removed or overwritten automatically.
" If you want to edit this file, copy it to another file or
" rename it with different file extension first.
" Inputs
MMU_IN_15_ pin;
MMU_IN_14_ pin;
MMU_IN_13_ pin;
MMU_IN_12_ pin;
MMU_IN_11_ pin;
MMU_IN_10_ pin;
MMU_IN_9_ pin;
MMU_IN_8_ pin;
MMU_IN_7_ pin;
MMU_IN_6_ pin;
MMU_IN_5_ pin;
MMU_IN_4_ pin;
MMU_IN_3_ pin;
MMU_IN_2_ pin;
MMU_IN_1_ pin;
MMU_IN_0_ pin;
IORQ pin;
RD pin;
" Outputs
MMU_OUT_15_ pin;
MMU_OUT_14_ pin;
MMU_OUT_13_ pin;
MMU_OUT_12_ pin;
CSROML pin;
CSROMH pin;
CSRAM pin;
CSUART pin;
CSCTC pin;
CSPIO pin;
" Bidirs
Test_vectors
([MMU_IN_15_,MMU_IN_14_,MMU_IN_13_,MMU_IN_12_,MMU_IN_11_,MMU_IN_10_,MMU_IN_9_,MMU_IN_8_,MMU_IN_7_,MMU_IN_6_,MMU_IN_5_,MMU_IN_4_,MMU_IN_3_,MMU_IN_2_,MMU_IN_1_,MMU_IN_0_,IORQ,RD] -> [MMU_OUT_15_,MMU_OUT_14_,MMU_OUT_13_,MMU_OUT_12_,CSROML,CSROMH,CSRAM,CSUART,CSCTC,CSPIO])
END
|
