aboutsummaryrefslogtreecommitdiffstats
path: root/DigDes.tex (follow)
Commit message (Expand)AuthorAgeFilesLines
* Typos, add abstract and samples, finish workflow diagramNao Pross2021-08-251-1/+16
* Add Y diagramNao Pross2021-07-301-3/+1
* On RTL designNao Pross2021-05-221-0/+4
* Start testingNao Pross2021-05-221-3/+4
* Fix typosNao Pross2021-05-211-1/+4
* Code for state machinesNao Pross2021-05-211-1/+1
* Draw state machinesNao Pross2021-05-211-1/+2
* Write more on VHDLNao Pross2021-05-201-3/+25
* Start VHDLNao Pross2021-05-201-0/+56