summaryrefslogtreecommitdiffstats
path: root/hal/uart1.tpp
blob: 544ec73e64b50a34f04a7eec0af8e5bded69ebfe (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
/* 
 * File:   uart.cpp
 * Author: naopross
 *
 * Created on May 2, 2018, 7:05 PM
 */

#include "uart.hpp"

extern "C" {
#include <proc/p32mx470f512h.h>
#include <sys/attribs.h>
}


void __ISR(_UART_1_VECTOR, IPL1AUTO) usart_1_isr()
{
    if (IFS1bits.U1RXIF) {
        uart::rx_buffer[0].push_back(static_cast<uint8_t>(U1RXREG));

        IFS1bits.U1RXIF = 0;
    } else if (IFS1bits.U1TXIF) {

        IFS1bits.U1TXIF = 0;
    }
}

namespace uart
{
    template<>
    void initialize<1>()
    {
        // STSEL 1S; IREN disabled; PDSEL 8N; RTSMD disabled; RXINV disabled; SIDL disabled; WAKE disabled; ABAUD disabled; LPBACK disabled; BRGH enabled; UEN TX_RX; ON enabled; 
        U1MODE = 0x8008;
        // UTXISEL TX_ONE_CHAR; UTXINV disabled; ADDR 0; URXEN disabled; OERR disabled; ADM_EN disabled; URXISEL RX_ONE_CHAR; UTXBRK disabled; UTXEN disabled; ADDEN disabled; 
        U1STA = 0x0;
        // U1TXREG 0; 
        U1TXREG = 0x0;
        // BaudRate = 9600; Frequency = 1000000 Hz; BRG 25; 
        U1BRG = 0x19;

        IEC1bits.U1RXIE = 1;

        U1STAbits.UTXEN = 1;
        U1STAbits.URXEN = 1;

        //Enabling UART
        U1MODEbits.ON = 1;
    }
}