blob: 8724fa05c3d25aecc85a91eefa865a292f90cd86 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
|
MODEL
MODEL_VERSION "1.0";
DESIGN "address_decoder";
DATE "Mon Nov 13 11:47:14 2017";
VENDOR "Lattice Semiconductor Co. Ltd.";
PROGRAM "STAMP Model Generator";
/* port name and type */
INPUT MMU_IN_2;
INPUT MMU_IN_3;
INPUT MMU_IN_4;
INPUT MMU_IN_5;
INPUT MMU_IN_6;
INPUT MMU_IN_7;
INPUT MMU_IN_8;
INPUT MMU_IN_9;
INPUT MMU_IN_10;
INPUT MMU_IN_11;
INPUT MMU_IN_12;
INPUT MMU_IN_13;
INPUT MMU_IN_14;
INPUT MMU_IN_15;
OUTPUT CSCTC;
OUTPUT CSPIO;
OUTPUT CSRAM;
OUTPUT CSROMH;
OUTPUT CSROML;
OUTPUT CSUART;
OUTPUT MMU_OUT_12;
OUTPUT MMU_OUT_13;
OUTPUT MMU_OUT_14;
OUTPUT MMU_OUT_15;
/* timing arc definitions */
MMU_IN_2_CSUART_delay: DELAY MMU_IN_2 CSUART;
MMU_IN_3_CSUART_delay: DELAY MMU_IN_3 CSUART;
MMU_IN_4_CSUART_delay: DELAY MMU_IN_4 CSUART;
MMU_IN_5_CSUART_delay: DELAY MMU_IN_5 CSUART;
MMU_IN_6_CSUART_delay: DELAY MMU_IN_6 CSUART;
MMU_IN_7_CSUART_delay: DELAY MMU_IN_7 CSUART;
MMU_IN_8_CSCTC_delay: DELAY MMU_IN_8 CSCTC;
MMU_IN_8_CSPIO_delay: DELAY MMU_IN_8 CSPIO;
MMU_IN_8_CSUART_delay: DELAY MMU_IN_8 CSUART;
MMU_IN_9_CSCTC_delay: DELAY MMU_IN_9 CSCTC;
MMU_IN_9_CSPIO_delay: DELAY MMU_IN_9 CSPIO;
MMU_IN_9_CSUART_delay: DELAY MMU_IN_9 CSUART;
MMU_IN_10_CSCTC_delay: DELAY MMU_IN_10 CSCTC;
MMU_IN_10_CSPIO_delay: DELAY MMU_IN_10 CSPIO;
MMU_IN_10_CSUART_delay: DELAY MMU_IN_10 CSUART;
MMU_IN_11_CSCTC_delay: DELAY MMU_IN_11 CSCTC;
MMU_IN_11_CSPIO_delay: DELAY MMU_IN_11 CSPIO;
MMU_IN_11_CSUART_delay: DELAY MMU_IN_11 CSUART;
MMU_IN_12_CSCTC_delay: DELAY MMU_IN_12 CSCTC;
MMU_IN_12_CSPIO_delay: DELAY MMU_IN_12 CSPIO;
/* timing check arc definitions */
ENDMODEL
|
